datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5P49V5925BDDDNLGI8
PDF
Preview

5P49V5925BDDDNLGI8

Description
Processor Specific Clock Generator, 200MHz, CMOS, 4 X 4 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-24
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size354KB，27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

5P49V5925BDDDNLGI8 Overview

Processor Specific Clock Generator, 200MHz, CMOS, 4 X 4 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-24

5P49V5925BDDDNLGI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
package instructionVFQFPN-24
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresIT ALSO OPREATES AT 2.5V AND 3.3V NOMINAL SUPPLY
JESD-30 codeS-XQCC-N24
length4 mm
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency200 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Master clock/crystal nominal frequency40 MHz
Maximum seat height1 mm
Maximum supply voltage3.465 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width4 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC

5P49V5925BDDDNLGI8 Preview

Programmable Clock Generator
5P49V5925
DATASHEET
Description
The 5P49V5925 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
•
Generates up to four independent output frequencies
•
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
•
Four fractional output dividers (FODs)
•
Independent Spread Spectrum capability on each output
•
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
•
I
2
C serial programming interface
•
Five LVCMOS outputs, including one reference output
•
I/O Standards:
•
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
•
Output frequency ranges:
•
•
•
•
•
•
•
•
•
•
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
Pin Assignment
OUT0_SEL_I2CB
V
DDO
0
V
DDO
1
OUT1
V
DDD
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
1
2
3
4
5
6
24 23 22 21 20 19
18
17
NC
V
DDO
2
OUT2
NC
V
DDO
3
OUT3
NC
EPAD
GND
16
15
14
7
8
9
13
10 11 12
SEL1/SDA
SEL0/SCL
SD/OE
V
DDO
4
24-pin VFQFPN
5P49V5925 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
OUT4
NC
5P49V5925 DATASHEET
Functional Block Diagram
XIN/REF
XOUT
V
DDO
1
FOD1
CLKIN
CLKINB
FOD2
CLKSEL
SD/OE
FOD3
SEL1/SDA
V
DDO
4
SEL0/SCL
OTP
and
Control Logic
V
DDO
0
OUT0_SEL_I2CB
OUT1
V
DDO
2
OUT2
PLL
V
DDO
3
OUT3
FOD4
OUT4
V
DDA
V
DDD
Applications
•
•
•
•
•
•
•
•
•
•
Ethernet switch/router
PCI Express 1.0/2.0/3.0
Broadcast video/audio timing
Multi-function printer
Processor and FPGA clocking
Any-frequency clock conversion
MSAN/DSLAM/PON
Fiber Channel, SAN
Telecom line cards
1 GbE and 10 GbE
PROGRAMMABLE CLOCK GENERATOR
2
MARCH 3, 2017
5P49V5925 DATASHEET
Table 1: Pin Descriptions
Number
1
2
3
4
5
Name
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
Input
Input
Input
Input
Power
Type
Internal
Pull-down
Internal
Pull-down
Description
Differential clock input. Weak 100kohms internal pull-down.
Complementary differential clock input. Weak 100kohms internal pull-down.
Crystal Oscillator interface output.
Crystal Oscillator interface input, or single-ended LVCMOS clock input. Ensure that
the input voltage is 1.2V max. Refer to the section “Overdriving the XIN/REF
Interface”.
Analog functions power supply pin. Connect to 1.8V to 3.3V. V
DDA
and V
DDD
should
have the same voltage applied.
Internal
Pull-down
Input clock select. Selects the active input reference source in manual switchover
mode.
0 = XIN/REF, XOUT (default)
1 = CLKIN, CLKINB
CLKSEL Polarity can be changed by I2C programming as shown in Table 4.
Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit
controls the configuration of the SD/OE pin. The SH bit needs to be high for SD/OE
pin to be configured as SD. The SP bit (0x02) controls the polarity of the signal to be
either active HIGH or LOW only when pin is configured as OE (Default is active
LOW.) Weak internal pull down resistor. When configured as SD, device is shut
down and the single-ended LVCMOS outputs are driven low. When configured as
OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven
high/low, depending on the programming bits as shown in the SD/OE Pin Function
Truth table.
Configuration select pin, or I
2
C SDA input as selected by OUT0_SEL_I2CB. Weak
internal pull down resistor.
Configuration select pin, or I
2
C SCL input as selected by OUT0_SEL_I2CB. Weak
internal pull down resistor.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT4.
Output Clock 4. Please refer to the Output Drivers section for more details.
No connect.
No connect.
Output Clock 3. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT3.
No connect.
Output Clock 2. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2.
No connect.
Output Clock 1. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1.
Digital functions power supply pin. Connect to 1.8 to 3.3V. V
DDA
and V
DDD
should
have the same voltage applied.
6
CLKSEL
Input
7
SD/OE
Input
Internal
Pull-down
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
SEL1/SDA
SEL0/SCL
V
DDO
4
OUT4
NC
NC
OUT3
V
DDO
3
NC
OUT2
V
DDO
2
NC
OUT1
V
DDO
1
V
DDD
Input
Input
Power
Output
–
–
Output
Power
–
Output
Power
–
Output
Power
Power
Internal
Pull-down
Internal
Pull-down
MARCH 3, 2017
3
PROGRAMMABLE CLOCK GENERATOR
5P49V5925 DATASHEET
Number
23
Name
V
DDO
0
Power
Type
Description
Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage
levels for OUT0.
Latched input/LVCMOS Output. At power up, the voltage at the pin
OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9.
If a weak pull up (10kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be
configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms)
is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA
and SCL pins of an I
2
C interface. After power up, the pin acts as a LVCMOS
reference output.
Connect to ground pad.
24
OUT0_SEL_I2CB
Input/
Output
Internal
Pull-down
ePAD
GND
GND
PROGRAMMABLE CLOCK GENERATOR
4
MARCH 3, 2017
5P49V5925 DATASHEET
PLL Features and Descriptions
Spread Spectrum
To help reduce electromagnetic interference (EMI), the
5P49V5925 supports spread spectrum modulation. The
output clock frequencies can be modulated to spread energy
across a broader range of frequencies, lowering system EMI.
The 5P49V5925 implements spread spectrum using the
Fractional-N output divide, to achieve controllable modulation
rate and spreading magnitude. The Spread spectrum can be
applied to any output clock, any clock frequency, and any
spread amount from ±0.25% to ±2.5% center spread and
-0.5% to -5% down spread.
If OUT0_SEL_I2CB was 0 at POR, alternate configurations
can only be loaded via the I2C interface.
Table 4: Input Clock Select
Input clock select. Selects the active input reference source in
manual switchover mode.
0 = XIN/REF, XOUT (default)
1 = CLKIN, CLKINB
CLKSEL Polarity can be changed by I
2
C programming as
shown in Table 4.
PRIMSRC
0
0
1
1
CLKSEL
0
1
0
1
Source
XIN/REF
CLKIN, CLKINB
CLKIN, CLKINB
XIN/REF
Table 2: Loop Filter
PLL loop bandwidth range depends on the input reference
frequency (Fref) and can be set between the loop bandwidth
range as shown in the table below.
Input Reference
Frequency–Fref
(MHz)
5
200
Loop
Bandwidth
Min (kHz)
40
300
Loop
Bandwidth
Max (kHz)
126
1000
PRIMSRC is bit 1 of Register 0x13.
Table 3: Configuration Table
This table shows the SEL1, SEL0 settings to select the
configuration stored in OTP. Four configurations can be stored
in OTP. These can be factory programmed or user
programmed.
OUT0_SEL_I2CB SEL1 SEL0
I
2
C
REG0:7 Config
@ POR
Access
1
1
1
1
0
0
0
0
1
1
X
X
0
1
0
1
X
X
No
No
No
No
Yes
Yes
0
0
0
0
1
0
0
1
2
3
I2C
defaults
0
At power up time, the SEL0 and SEL1 pins must be tied to
either the VDDD/VDDA power supply so that they ramp with
that supply or are tied low (this is the same as floating the
pins). This will cause the register configuration to be loaded
that is selected according to Table 3 above. Providing that
OUT0_SEL_I2CB was 1 at POR and OTP register 0:7=0, after
the first 10mS of operation the levels of the SELx pins can be
changed, either to low or to the same level as VDDD/VDDA.
The SELx pins must be driven with a digital signal of < 300ns
Rise/Fall time and only a single pin can be changed at a time.
After a pin level change, the device must not be interrupted for
at least 1ms so that the new values have time to load and take
effect.
MARCH 3, 2017
5
PROGRAMMABLE CLOCK GENERATOR
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

5P49V5925BDDDNLGI8 Related Products

5P49V5925BDDDNLGI8 5P49V5925BDDDNLGI
Description Processor Specific Clock Generator, 200MHz, CMOS, 4 X 4 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-24 Processor Specific Clock Generator, 200MHz, CMOS, 4 X 4 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-24
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
package instruction VFQFPN-24 VFQFPN-24
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Other features IT ALSO OPREATES AT 2.5V AND 3.3V NOMINAL SUPPLY IT ALSO OPREATES AT 2.5V AND 3.3V NOMINAL SUPPLY
JESD-30 code S-XQCC-N24 S-XQCC-N24
length 4 mm 4 mm
Number of terminals 24 24
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Maximum output clock frequency 200 MHz 200 MHz
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code HVQCCN HVQCCN
Package shape SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Master clock/crystal nominal frequency 40 MHz 40 MHz
Maximum seat height 1 mm 1 mm
Maximum supply voltage 3.465 V 3.465 V
Minimum supply voltage 1.71 V 1.71 V
Nominal supply voltage 1.8 V 1.8 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
width 4 mm 4 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, PROCESSOR SPECIFIC CLOCK GENERATOR, PROCESSOR SPECIFIC

Recommended Resources

AN7112 power amplifier circuit diagram

Three-terminal PWM switching power supply-PWR-TOP200 series and applications 02

Current expansion buck regulator circuit diagram

Camera attached electronic Selfie circuit

Stage strobe and photo flash dual-purpose light circuit

Four and a half digit LCD digital display voltmeter circuit

Baseband and RF design in mobile phones
This is an English article. Those who are interested can use it as a reference....
yh19782000 RF/Wirelessly
HT46R23 AD conversion application source code
HT46R23 AD conversion application source program, all holtek chips AD program can refer to this program, such as HT46R47, HT46R22, HT46R24, HT36R62, HT46R64, HT46R65...
rain Test/Measurement
Anyone knows about LTC6811?
LTC6811 is used in BMS, but I don't know much about it. Can anyone share some information? Thank you....
Enid. Analog electronics
Share "C Traps and Flaws"
[font=Tahoma, Helvetica, SimSun, sans-serif]Abstract[/font] [font=Tahoma, Helvetica, SimSun, sans-serif]The author based his thesis published in 1985 at Bell Labs on this classic book, which is of gre...
Hugo801122 Programming Basics
The TMS320F28377S LaunchPad Club has been established. Let us witness the charm of its high performance together!
[size=5][color=#ff0000]The QQ group number of TMS320F28377S LaunchPad Club is: 173881272. Let's learn and play with it together. [/color][/size][size=5] [/size] [size=3]For those who already have TMS3...
EEWORLD社区 Microcontroller MCU
Python Notes for Professionals book
Free eBook Python Notes for Professionals bookhttps://download.eeworld.com.cn/detail/dcexpert/624785...
dcexpert Download Centre
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. GXO-5331BIN
  2. 240-383EMT11-4SPCENN
  3. 800-034-BCH8C9-19PY-72
  4. SD-14595F2-164Z
  5. 7103K9CWW5RI22
  6. MOS2CL15273G
  7. ABLS-5.000MHZ-B-X-T2
  8. ESS336M025AC2EA
  9. MBR840
  10. ER3G
  11. P6KE550A_R2_10001
  12. A2541WV-2x26P-C1321D808-G15

Popular Articles

  1. Renesas Electronics Launches Successful Product Portfolio of More Than 35 Products Including Dialog Products
  2. How to splice the glass of the ultra-long range display panel of the magnetic flap level gauge
  3. 27-Air conditioning temperature control system based on 51 single chip microcomputer
  4. Advanced Energy LGA110D's DC/DC power conversion efficiency outperforms similar products
  5. Pfeiffer Vacuum launches new OmniControl® universal controller
  6. Xinlai Materials: The company has sufficient product orders and good production capacity
  7. Application of Thermal Imager-UAV Payload
  8. ARM version series and family members sorted out
  9. Audio signal amplitude equalization control amplifier designed using SG270/LM4884 and AT89C51
  10. Highest memory density device yet available, enabling powerful artificial intelligence in portable devices

Technical ResourceMore

  1. Adaptive Control-1994-8-Han Zengjin
  2. Ultrasonic transducer 450 pages 7.6M.pdf
  3. Silicon Motion SM3267AE mass production tool
  4. Altium Designer10.0 crack file
  5. Spreadtrum Smartphone Flashing Platform Driver
  6. IEC-61000-3-6
  7. Visual dsp++5.0 crack
  8. MATLAB simulation of power electronics applications
  9. Learn C language the hard way
  10. GVDP Global Vehicle Development Process

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 322  1318  413  2245  1901  7  27  9  46  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号