EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-18-FREQ5-20D1GG

Description
Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-18-FREQ5-20D1GG Overview

Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-18-FREQ5-20D1GG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency9 MHz
Minimum operating frequency7 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
EEWORLD University - Best DDR4 IP Demonstration, Data Rate Up to 2666 Mbits/s
Best DDR4 IP demo, data rate up to 2666 Mbits/s : https://training.eeworld.com.cn/course/2046Best-in-class DDR4 IP demonstration, capable of data rates up to 2666 Mbits/s...
chenyy Mobile and portable
Regarding the issue of non-polarity input of power supply
The power input of PCB often burns out the chip because of the wrong polarity of the input voltage. When making non-polarity input, is there any other good method besides using the diode bridge connec...
zhandizhandi Power technology
I need help from you guys: Does anyone have or know of a C language initialization program and a program for sending and receiving information for the TT50 communication module controlled by a single chip microcomputer?
I need help with the initialization program of the TT50 communication module and the C language program for sending and receiving text messages. The TT50 is controlled by a single-chip microcomputer. ...
laxers Programming Basics
Multi-core DSP C6678 SRIO interface debugging record
[size=4]The designed board has reached the SRIO debugging stage. On the board, one V6 and two 6678s are interconnected through 4XSRIO, without a switch in between, and finally the communication betwee...
Aguilera DSP and ARM Processors
Some issues with AMBA AXI and WISHBONE
1 AMBA AHB byte strobe problem For example, my memory is 32 bits wide. ARM is a byte-aligned operation, and the byte is selected by the lower two bits of the address. That is to say, after receiving t...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 673  308  1553  72  2546  14  7  32  2  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号