TLV2463AMJB datasheet, PDF - EEWORLD Datasheet

TLV2463AMJB: DescriptionDual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-CDIP -55 to 125; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，73 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

TLV2463AMJB Overview

Dual Low-Power, Rail-to-Rail Input/Output Operational Amplifier w/Shutdown 14-CDIP -55 to 125

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.075 µA
Maximum bias current (IIB) at 25C	0.014 µA
Nominal Common Mode Rejection Ratio	80 dB
frequency compensation	YES
Maximum input offset voltage	1700 µV
JESD-30 code	R-GDIP-T14
length	19.56 mm
low-bias	NO
low-dissonance	NO
micropower	NO
Number of functions	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power	NO
power supply	+-1.35/+-3/2.7/6 V
Programmable power	NO
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	5.08 mm
minimum slew rate	0.8 V/us
Nominal slew rate	1.6 V/us
Maximum slew rate	2 mA
Supply voltage upper limit	6 V
Nominal supply voltage (Vsup)	3 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	5200 kHz
Minimum voltage gain	28000
broadband	NO
width	7.62 mm

Safety considerations in mobile power design: [color=#333333] Using the wrong battery under the wrong conditions can cause failure and explosion. Careful design will prevent accidents such as battery rupture and explosion, and reduce the risk of ...; qwqwqw2088 Analogue and Mixed Signal

power supply: [i=s]This post was last edited by paulhyde on 2014-9-15 03:15[/i] Is there anyone who has successfully boosted the voltage? ? ?...; 萧梦 Electronics Design Contest

2.4G antenna design: 1. Get the initial value according to the formula:Where,2. Antenna shape design:3. Antenna characteristic adjustment...; dontium RF/Wirelessly

[Low Power] Altera Stratix III series high-performance FPGA power consumption can be reduced by 50%: Altera recently released the Stratix III FPGA series, which has the lowest power consumption among the industry's high-density, high-performance programmable logic devices. Stratix III FPGA uses TSMC'...; hangsky FPGA/CPLD

What are you doing on Chinese Valentine's Day? Hahaha: The weather is nice today. Have single people been abused when they go out?...; lsl040 Talking

Zhongembedded Academy (Zhongembedded Education) - Embedded Linux Driver and Kernel Development - Premium Courses: Zhongqian College (Zhongqian Education) - Embedded Linux Driver and Kernel Development - High-quality Course Summer Class is now open for enrollment! Congratulations! Zhongqian Education has upgraded ...; yqw001 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components