TSXPC603PVAU/T8LE datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSXPC603PVAU/T8LE

TSXPC603PVAU/T8LE: DescriptionRISC Microprocessor, 32-Bit, 200MHz, CMOS, CQFP240, CERAMIC, QFP-240; CategoryThe embedded processor and controller Microcontrollers and processors; File Size599KB，38 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

TSXPC603PVAU/T8LE Overview

RISC Microprocessor, 32-Bit, 200MHz, CMOS, CQFP240, CERAMIC, QFP-240

TSXPC603PVAU/T8LE Parametric

Parameter Name	Attribute value
Maker	Atmel (Microchip)
Parts packaging code	QFP
package instruction	FQFP,
Contacts	240
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.67 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CQFP-G240
length	31 mm
low power mode	YES
Number of terminals	240
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	FQFP
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Certification status	Not Qualified
Maximum seat height	4.15 mm
speed	200 MHz
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	31 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC

Preview

Download Datasheet

View All

TSPC603P

PowerPC 603e™ RISC MICROPROCESSOR Family

PID7v-603e Specification

DESCRIPTION

The PID7v-603e implementation of PowerPC603e (after

named 603p) is a low-power implementation of reduced

instruction set computer (RISC) microprocessors PowerPC™

family. The 603p implements 32-bit effective addresses, inte-

ger data types of 8, 16 and 32 bits, and floating-point data types

of 32 and 64 bits.

The 603p is a low-power 2.5/3.3-volt design and provides four

software controllable power-saving modes.

The 603p is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions

can execute out of order for increased performance ; however,

the 603p makes completion appear sequential. The 603p inte-

grates five execution units and is able to execute five instruc-

tions in parallel.

The 603p provides independent on-chip, 16-Kbyte, four-way

set-associative, physically addressed caches for instructions

and data and on-chip instruction and data memory manage-

ment units (MMUs). The MMUs contain 64-entry, two-way set-

associative, data and instruction translation lookaside buffers

that provide support for demand-paged virtual memory

address translation and variable-sized block translation.

The 603p has a selectable 32 or 64-bit data bus and a 32-bit

address bus. The 603p interface protocol allows multiple mas-

ters to complete for system resources through a central exter-

nal arbiter. The 603p supports single-beat and burst data

transfers for memory accesses, and supports memory-

mapped I/O.

The 603p uses an advanced, 2.5/3.3-V CMOS process tech-

nology and maintains full interface compatibility with TTL devi-

ces.

The 603p integrates in system testability and debugging fea-

tures through JTAG boundary-scan capability.

CERQUAD 240

A suffix

CERQUAD 240

Ceramic Leaded Chip Carrier

G suffix

CBGA 255

Ceramic Ball Grid Array

MAIN FEATURES

4.0 SPECint95, 5.3 SPECfp95 @ 166 MHz (estimated)

Superscalar (3 instructions per clock peak).

Dual 16KB caches.

Selectable bus clock.

32-bit compatibility PowerPC implementation.

On chip debug support.

typical = 3.0 Watts (166 MHz), full operating conditions.

Nap, doze and sleep modes for power savings.

Branch folding.

64-bit data bus (32-bit data bus option).

4-Gbyte direct addressing range.

Pipelined single/double precision float unit.

IEEE 754 compatible FPU.

IEEE P 1149-1 test mode (JTAG/C0P).

int

max = 200 MHz.

bus

max = 66.67 MHz.

Compatible CMOS input / TTL Output.

SCREENING / QUALITY / PACKAGING

This product is manufactured in full compliance with :

MIL-STD-883 class Q or According to TCS standards

(planned)

Upscreenings based upon TCS standards

Full military temperature range (T

= -55°C, Tc= +125°C)

Industrial temperature range (T

–

40°C, T

= +110°C)

Internal // I/O Power Supply = 2.5

5 % // 3.3 V

5 %.

240 pin Cerquad or 255 pin CBGA packages

December 1998

1/38

TSPC603P

A. GENERAL DESCRIPTION

Fetch

Unit

Completion

Unit

Dispatch

Unit

Branch

Unit

Integer

Unit

Gen

Reg

Unit

Gen

Re-

name

Load/

Store

Unit

Re-

name

Reg

File

Float

Unit

D MMU

16K Data Cache

I MMU

16K Inst. Cache

Bus Interface Unit

32b

address

64b

data

System Bus

Figure 1 : Block diagram

1.INTRODUCTION

The 603p is a low-power implementation of the PowerPC microprocessor family of reduced instruction set commuter (RISC) micro-

processors. The 603p implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer

data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC

architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603p provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in

nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management

mode that causes the functional units in the 603p to automatically enter a low-power mode when the functional units are idle without

affecting operational performance, software execution, or any external hardware.

The 603p is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute

out of order for increased performance ; however, the 603p makes completion appear sequential.

The 603 e integrates five execution units - an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store

unit (LSU) and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with

rapid execution times yield high efficiency and throughput for 603p-based systems. Most integer instructions execute in one clock

cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603p provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data

and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address

translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The

603p also supports block address translation through the use of two independent instruction and data block address translation (IBAT

and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT

translation takes priority.

The 603p has a selectable 32 - or 64-bit - data bus and a 32-bit address bus. The 603p interface protocol allows multiple masters to

compete for system resources through a central external arbiter. The 603p provides a three-state coherency protocol that supports

the exclusive, modified, and invalid cache states. This protocol as a compatible subset of the MESI (modified/exclusive/shared/in-

valid) four-state protocol and operates coherently in systems that contain four-state caches. The 603p supports single-beat and burst

data transfers for memory accesses, and supports memory-mapped I/O.

The 603p uses an advanced, 0.35

5 metal layer CMOS process technology and maintains full interface compatibility with TTL

devices.

3/38

Recommended Resources

Pyroelectric infrared induction automatic light circuit (5)

Binary voltage generator circuit

JJlK-90～315/380-2 type auto-coupling step-down starter circuit

875p computer motherboard circuit diagram_070

Computer motherboard circuit diagram 815 5_16

Using vc33 under win7 32 bit: Hello everyone, I plan to control vc33 through the emulator XDS510PLUS under Windows 7 32-bit, but I found that it is incompatible and cannot be used. So I have a few questions to ask: 1) The relation...; xcuresme Microcontroller MCU

Request help!!!: Please help me if you are experienced with M430F5438!!!What is the function of the 10-bit frequency integrator in the clock system circuit block diagram of M430F5438? ? ? What is the purpose of settin...; 雨西关 Microcontroller MCU

Huawei Logic Level Design Specification Textbook: Huawei Logic Level Design Specification Textbook...; guoxiao69 Analog electronics

Xilinx Spartan-6 LX9 Microblaze Trial Experience: Fortunately, I got the opportunity to try Xilinx Spartan-6 LX9 Microblaze. Thanks to EE and the administrator. I had some contact with Altera before and this was my first contact with Xilinx, learning...; 常见泽1 FPGA/CPLD

EEWORLD University----Atmega16-Digital Tube Dynamic Display-GuavaStudio_SD: Atmega16-Digital Tube Dynamic Display-GuavaStudio_SD : https://training.eeworld.com.cn/course/3797...; tiankai001 MCU

A brief discussion on several application solutions of GPRS: 1. Overview With the rapid development of communication technology, people have put forward higher requirements for the services provided by mobile networks. GPRS (General Packet Radio Service) is a w...; 成都亿佰特 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components