EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-44-FREQ2-15E3JH

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Min, 50MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-44-FREQ2-15E3JH Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Min, 50MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-44-FREQ2-15E3JH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.0015%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency32 MHz
Maximum operating temperature75 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
[DLP Series Review 1] First Look at TI DLP 3010EVM!
[size=4][b][color=Blue]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of EEworld. [/color][/b][/size]1. TI DLPPico technology is...
chenzhufly TI Technology Forum
A small problem in ARM architecture and programming
I am reading ARM Architecture and Programming. There is a part on page 116 that I don't understand: GBLA objectsize; declare a global arithmetic variable objectsize SETA 0xff; assign the value SPACE t...
flyriz ARM Technology
Huang Zhiwei Series from University of South China - Some basic skills that must be mastered in electronic design competitions
[i=s]This post was last edited by paulhyde on 2014-9-15 04:13[/i]The National College Student Electronic Design Competition includes theoretical design, practical production and debugging, etc., which...
小煜 Electronics Design Contest
IAR 7.4 Registry
Can anyone share the IAR 7.4 registration machine? I would be grateful....
丁学涛 Download Centre
How to configure SDRAM clk phase shift on RedCycloneII?
I just started using CycloneII FPGA. I borrowed a RedCycloneII board (FPGA is EP1C6Q240C8) from a friend, but I can't find the data CD. I'm trying to run NIOS on RedCycloneII. But I don't know what va...
eeleader FPGA/CPLD
Recruiting hardware engineers
Shanghai Dongxian Marine Equipment Co., Ltd. is recruiting hardware engineers with the following requirements: 1. Proficient in analog and digital electronics. 2. More than 5 years of hardware develop...
怎么会这样 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1874  474  368  365  1750  38  10  8  36  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号