STI321000C1-60VST datasheet, PDF

STI321000C1-60VST: DescriptionDRAM Card, 1MX32, 60ns, CMOS,; Categorystorage storage; File Size232KB，6 Pages; ManufacturerSimple Tech Inc.

Download Datasheet Parametric View All

STI321000C1-60VST Overview

DRAM Card, 1MX32, 60ns, CMOS,

Parameter Name	Attribute value
Maker	Simple Tech Inc.
package instruction	,
Reach Compliance Code	unknown
access mode	FAST PAGE
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
Spare memory width	16
JESD-30 code	X-XXMA-X88
memory density	33554432 bit
Memory IC Type	DRAM CARD
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	88
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX32
Output characteristics	3-STATE
Package body material	UNSPECIFIED
Package shape	UNSPECIFIED
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
refresh cycle	1024
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	UNSPECIFIED
Terminal location	UNSPECIFIED

Serious error occurred when porting CXImage to wince6.0: Problems when porting CXImage to wince6.0 After successful compilation, serious errors occurred during operation. I referred to the modification methods on the Internet and modified the stack Reserve ...; aigo Embedded System

What is the significance of suspend and resume of ehci port?: Same problem as above...; jb2680 Embedded System

IGBT half-bridge inverter EDM pulse power supply: IGBT half-bridge inverter EDM pulse power supply...; tonytong Power technology

FPGA: module miyue_19(clk,dout);input clk; output dout; reg dout; reg[3:0]dreg; reg din; always@(posedge clk) begin if(dreg==4'b0000) begin dreg<=4'b0001; end else begin din<=dreg[0]^dreg[3]; dreg<={din,dre...; r576r FPGA/CPLD

Come to exchange, please have a look at the administrator: [i=s]This post was last edited by wangfuchong on 2014-9-5 09:10[/i] Exchange gold coins for goods, batteries: [url=http://item.jd.com/1171093.html]http://item.jd.com/1171093.html[/url] Consignee: Wang...; wangfuchong Talking

A serial communication design based on FPGA: A serial communication design based on FPGA...; zxopenljx FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components