EEWORLDEEWORLDEEWORLD

Part Number

Search

ABM9-23.999MHZ-8-R080-D-1

Description
Parallel - Fundamental Quartz Crystal, 23.999MHz Nom, ROHS COMPLIANT, CERAMIC, MINIATURE, METAL, SMD, 4 PIN
CategoryPassive components    Crystal/resonator   
File Size753KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ABM9-23.999MHZ-8-R080-D-1 Overview

Parallel - Fundamental Quartz Crystal, 23.999MHz Nom, ROHS COMPLIANT, CERAMIC, MINIATURE, METAL, SMD, 4 PIN

ABM9-23.999MHZ-8-R080-D-1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
package instructionROHS COMPLIANT, CERAMIC, MINIATURE, METAL, SMD, 4 PIN
Reach Compliance Codecompliant
Other featuresBULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.005%
frequency tolerance10 ppm
JESD-609 codee4
load capacitance8 pF
Manufacturer's serial numberABM9
Installation featuresSURFACE MOUNT
Nominal operating frequency23.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL4.0XB2.5XH0.8 (mm)/L0.157XB0.098XH0.031 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
MINIATURE CERAMIC SMD CRYSTAL
ABM9
FEATURES:
• Low in height; suitable for thin equipment.
• Ceramic package and metal lid assures high reliability.
• Tight tolerance and stability available.
• Suitable for solder reflow.
• High precision crystal, fundamental mode.
Pb
RoHS
Compliant
APPLICATIONS:
• High density applications.
• Modems, communication and test equipment.
• PMCIA, Wireless applications.
4.0 x 2.5 x 0.7mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency Range
Operation Mode
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C Per Year
Insulation Resistance
ABM9 Series
12.00 MHz - 32.00 MHz (*)
Fundamental AT
-10°C to + 60°C (see options)
- 40°C to + 105°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
100μW max., 10μ W typical
± 5ppm max.
500MΩ min with 100 Vdc ± 15 Vdc
TABLE 1 - Standard ESR
FREQ (MHz)
ESR (
)max.
12.000 - 23.999
80
24.000 - 32.000
60
(*) Frequencies above 32MHz based
on availability. Please contact
ABRACON for further details.
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ABM9 - Frequency -
-R
-
-
-
-
Frequency
XX.XXXXMHz
Load Capacitance
Please specify CL in pF or
S for Series (8 to 33pF)
Consult with ABRACON for
CL value under 8pF.
Operating Temp.
E
0°C to +70°C
B
-20°C to +70°C
C
-30°C to +70°C
N
-30°C to +85°C
D
-40°C to +85°C
Packaging
Blank
Bulk
Tape and
T
Reel
Freq. Stability
U
± 10 ppm(*)
G
± 15 ppm(*)
X
± 20 ppm
W
± 25 ppm
Y
± 30 ppm
H
± 35 ppm
Z
± 100 ppm(#)
(*) -10 C to +60 C only
(#) For extended temperatures.
*Contact ABRACON for
tighter freq. stability.
ESR
RXXX (value in
Ω
if it is custom.)
Freq. Tolerance
1
± 10 ppm
7
± 15 ppm
2
± 20 ppm
3
± 25 ppm
4
± 30 ppm
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.03.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
Chuangrui Communication Technology (Shanghai) recruits embedded software engineers
Senior Software Engineer (Network Protocol Software) Atheros Communications is a leading developer of semiconductor system solutions. The Atheros software development team is looking for an individual...
turtle_haha Embedded System
What will cause the following failure of CD54HCT00F3A?
As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...
twl99 Analogue and Mixed Signal
Hardware implementation of a clock and power management controller
Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...
liede FPGA/CPLD
fpga program problem
module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...
顽皮小孩儿 FPGA/CPLD
About LM3S3748 application in custom_usb_dev_hid device
Hello everyone! I use the demo board of ek-lm3s3748 and want to implement a custom USBHID device. I made some changes based on the demo board's examples usb_dev_keyboard and usb_dev_mouse as reference...
yaoyuan2121 Microcontroller MCU
How to get CPU serial number in evc
How does evc get the CPU serial number?...
yly1985 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 303  2916  1961  2207  1293  7  59  40  45  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号