EEWORLDEEWORLDEEWORLD

Part Number

Search

FT8128VXLMB-55

Description
Standard SRAM, 128KX8, 55ns, CMOS, 0.1 INCH, VIL-32
Categorystorage    storage   
File Size241KB,10 Pages
ManufacturerForce Technologies Ltd.
Download Datasheet Parametric View All

FT8128VXLMB-55 Overview

Standard SRAM, 128KX8, 55ns, CMOS, 0.1 INCH, VIL-32

FT8128VXLMB-55 Parametric

Parameter NameAttribute value
MakerForce Technologies Ltd.
Parts packaging codeVIL
package instructionSIP,
Contacts32
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time55 ns
JESD-30 codeR-XSIP-T32
length40.64 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX8
Package body materialUNSPECIFIED
encapsulated codeSIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height10.92 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationSINGLE
width2.925 mm
128K x 8 SRAM
FT8128 - 55/70/10/12
Force Technologies Ltd, Ashley Court, Henly, Marlborough,Wiltshire
SN8 3RH, England Tel. +44 (0)1264 712000 Fax. +44 (0)1264 731444
Issue 1 January 2003
Description
The FT8128 is a 1Mbit monolithic SRAM
organised as 128K x 8. It is currently available in
2 standard formats, with access times of 55, 70,
100, 120ns. It has a low power standby version
and has 3.0V battery backup capability. It is
directly TTL compatible and has common data
inputs and outputs.
Two pinout variants (single and dual CS) are
available.
All versions may be screened in accordance with
MIL-STD-883.
131,072 x 8 CMOS Static RAM
Features
Access Times of 55/70/100/120 ns
JEDEC standard Dual CS footprints.
Operating Power
550 mW (max)
Low Power Standby (-L) 2.2 mW (max)
Low Voltage Data Retention.
Completely Static Operation
Directly TTL compatible.
May be processed in accordance with MIL-STD-883
Block Diagram
Pin Definition
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
GND
1
2
3
4
5
6
7
8 TOP VIEW
S,V
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
A15
CS2
WE
A13
A8
A9
A11
OE
A10
CS1
D7
D6
D5
D4
D3
MEMORY ARRAY
512 X 2048
Package Details
Pin Count
Description
32
32
0.6" Dual-in-Line (DIP)
0.1" Vertical-in-LIne (VIL
TM
)
Package Type
S
V
Package details on pages 8 & 9.
See Page 9 for SX, VX
Pin Functions
A0-A16
Address Inputs
D0-7
Data Input/Output
CS1
Chip Select 1
CS2
Chip Select 2
OE
Output Enable
WE
Write Enable
NC
No Connect
V
CC
Power (+5V)
GND
Ground
Let's talk about memory.
Many people have idle memory. I have been looking around at home these days and found a bunch of memory, including graphics card memory from the old 386 era, EDO memory, and SDRAM. Haha, the newer one...
lopopo Creative Market
Looking for the latest paper template
I have already finished the diagram and program, and the only thing left is the paper. Due to my limited writing ability, I would like to ask for your guidance....
这萧瑟外的风 Electronics Design Contest
Friends who use netbooks/MIDs/PMPs and other devices, please join the group!
I am currently developing EEPC ARM and have created a development group for MID/netbook/PMP devices! It is convenient for everyone to exchange technology and market. Group number: 60587325...
AVR_AFA Embedded System
Basic points of DSP C language
From the beginning of the year to now, I have been in contact with DSP for half a year. Since there is no one in the company to guide me, I have not achieved any major results in such a long time, and...
xiaoruo DSP and ARM Processors
Zynq UltraScale+MPSOC Development Board Feature List
Zynq UltraScale+MPSOC development boardBased on Mir Electronics MYC-CZU3EG core board and development board The Xilinx Zynq UltraScale+ MPSoC series integrates a feature-rich 64-bit quad-core Arm Cort...
blingbling111 FPGA/CPLD
CP1L high-speed counting problem
How can an incremental encoder remember the current position through high-speed counter 0? That is, at the beginning, the machine origin is correct, but after running and rotating for several circles,...
eeleader Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1151  2229  558  1739  1143  24  45  12  36  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号