HM5116405B Series
HM5117405B Series
4,194,304-word
×
4-bit Dynamic Random Access Memory
ADE-203-511A (Z)
Rev. 1.0
Mar. 28, 1996
Description
The Hitachi HM5116405B Series, HM5117405B Series are CMOS dynamic RAMs organized 4,194,304-
word
×
4-bit. They employ the most advanced CMOS technology for high performance and low power.
The HM5116405B Series, HM5117405B Series offer Extended Data Out (EDO) Page Mode as a high
speed access mode.
Features
•
Single 5 V (±10%)
•
High speed
Access time: 60 ns/70 ns/80 ns (max)
•
Low power dissipation
Active mode : 550mW/495 mW/440 mW (max) (HM5116405B Series)
: 605mW/550 mW/495 mW (max) (HM5117405B Series)
Standby mode : 11 mW (max)
:0.83 mW (max) (L-version)
•
EDO page mode capability
•
Long refresh period
4096 refresh cycles : 64 ms (HM5116405B Series)
: 128 ms (L-version)
2048 refresh cycles : 32 ms (HM5117405B Series)
: 128 ms (L-version)
•
3 variations of refresh
RAS-only
refresh
CAS-before-RAS
refresh
Hidden refresh
•
Battery backup operation (L-version)
This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS
INSTRUMENTS.
HM5116405B Series, HM5117405B Series
•
Test function
16-bit parallel test mode
Ordering Information
Type No.
HM5116405BS-6
HM5116405BS-7
HM5116405BS-8
HM5116405BLS-6
HM5116405BLS-7
HM5116405BLS-8
HM5117405BS-6
HM5117405BS-7
HM5117405BS-8
HM5117405BLS-6
HM5117405BLS-7
HM5117405BLS-8
HM5116405BTS-6
HM5116405BTS-7
HM5116405BTS-8
HM5116405BLTS-6
HM5116405BLTS-7
HM5116405BLTS-8
HM5117405BTS-6
HM5117405BTS-7
HM5117405BTS-8
HM5117405BLTS-6
HM5117405BLTS-7
HM5117405BLTS-8
Access time
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
60 ns
70 ns
80 ns
300-mil 26-pin plastic TSOP II
(TTP-26/24DA)
Package
300-mil 26-pin plastic SOJ
(CP-26/24DB)
2
HM5116405B Series, HM5117405B Series
Pin Arrangement
HM5116405BS/BLS Series
HM5116405BTS/BLTS Series
V
CC
I/O1
I/O2
WE
RAS
A11
1
2
3
4
5
6
26
25
24
23
22
21
V
SS
I/O4
I/O3
CAS
OE
A9
V
CC
I/O1
I/O2
WE
RAS
A11
1
2
3
4
5
6
26
25
24
23
22
21
V
SS
I/O4
I/O3
CAS
OE
A9
A10
A0
A1
A2
A3
V
CC
8
9
10
11
12
13
19
18
17
16
15
14
(Top view)
A8
A7
A6
A5
A4
V
SS
A10
A0
A1
A2
A3
V
CC
8
9
10
11
12
13
19
18
17
16
15
14
(Top view)
A8
A7
A6
A5
A4
V
SS
Pin Description
Pin name
A0 to A11
Function
Address input
— Row/Refresh address A0 to A11
— Column address
A0 to A9
Data input/Data output
Row address strobe
Column address strobe
Write enable
Output enable
Power supply
Ground
I/O1 to I/O4
RAS
CAS
WE
OE
V
CC
V
SS
3
HM5116405B Series, HM5117405B Series
Pin Arrangement
HM5117405BS/BLS Series
HM5117405BTS/BLTS Series
V
CC
I/O1
I/O2
WE
RAS
NC
1
2
3
4
5
6
26
25
24
23
22
21
V
SS
I/O4
I/O3
CAS
OE
A9
V
CC
I/O1
I/O2
WE
RAS
NC
1
2
3
4
5
6
26
25
24
23
22
21
V
SS
I/O4
I/O3
CAS
OE
A9
A10
A0
A1
A2
A3
V
CC
8
9
10
11
12
13
19
18
17
16
15
14
A8
A7
A6
A5
A4
V
SS
A10
A0
A1
A2
A3
V
CC
8
9
10
11
12
13
19
18
17
16
15
14
A8
A7
A6
A5
A4
V
SS
(Top view)
(Top view)
Pin Description
Pin name
A0 to A10
Function
Address input
— Row/Refresh address A0 to A10
— Column address
A0 to A10
Data input/Data output
Row address strobe
Column address strobe
Write enable
Output enable
Power supply
Ground
No connection
I/O1 to I/O4
RAS
CAS
WE
OE
V
CC
V
SS
NC
4
HM5116405B Series, HM5117405B Series
Block Diagram
RAS
I/O 4
I/O
Buffer 4
CAS
WE
OE
I/O 3
I/O
Buffer 3
Column decoder & driver
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
Peripheral circuit
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
Selector
Selector
Selector
Row decoder & driver
Row decoder & driver
Selector
Column decoder & driver
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
256k memory
Sense amp. &
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
cell
I/O
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
array
bus
Row decoder & driver
Selector
Selector
I/O
Buffer 1
I/O 1
I/O
Buffer 2
I/O 2
Address A0 to A11: HM5116405B
Address A0 to A10: HM5117405B
Selector
Selector
Row decoder & driver
5
PCB Design
京公网安备 11010802033920号
EEWORLD
