5962-9318901MXA datasheet, PDF

Datasheet> All Categories > storage> storage> 5962-9318901MXA

5962-9318901MXA: DescriptionFIFO, 4KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68; Categorystorage storage; File Size617KB，21 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

5962-9318901MXA Overview

FIFO, 4KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68

5962-9318901MXA Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Parts packaging code	PGA
package instruction	PGA,
Contacts	68
Reach Compliance Code	unknown
ECCN code	EAR99
period time	50 ns
JESD-30 code	S-CPGA-P68
JESD-609 code	e0
length	29.464 mm
memory density	73728 bit
memory width	18
Number of functions	1
Number of terminals	68
word count	4096 words
character code	4000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	4KX18
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	5.207 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
width	29.464 mm

Preview

Download Datasheet

View All

5962-9318901MXA Related Products

	5962-9318901MXA	5962-9318902MXA	5962-9205702MXA	5962-9210102MXA	5962-9205703MXA	5962-9210103MXA	5962-9210101MXA	5962-9318903MXA	5962-9205701MXA
Description	FIFO, 4KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 4KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 1KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 512X18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 1KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 512X18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 512X18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 4KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68	FIFO, 1KX18, Synchronous, CMOS, CPGA68, CAVITY-UP, PGA-68
Parts packaging code	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA
package instruction	PGA,	PGA,	PGA,	PGA,	PGA,	PGA,	PGA,	CAVITY-UP, PGA-68	PGA,
Contacts	68	68	68	68	68	68	68	68	68
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
period time	50 ns	35 ns	35 ns	35 ns	25 ns	25 ns	50 ns	25 ns	50 ns
JESD-30 code	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68	S-CPGA-P68
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
length	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm
memory density	73728 bit	73728 bit	18432 bit	9216 bit	18432 bit	9216 bit	9216 bit	73728 bit	18432 bit
memory width	18	18	18	18	18	18	18	18	18
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	68	68	68	68	68	68	68	68	68
word count	4096 words	4096 words	1024 words	512 words	1024 words	512 words	512 words	4096 words	1024 words
character code	4000	4000	1000	512	1000	512	512	4000	1000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	4KX18	4KX18	1KX18	512X18	1KX18	512X18	512X18	4KX18	1KX18
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Exportable	YES	YES	YES	YES	YES	YES	YES	YES	YES
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883
Maximum seat height	5.207 mm	5.207 mm	5.207 mm	5.207 mm	5.207 mm	5.207 mm	5.207 mm	5.207 mm	5.207 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR
width	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm	29.464 mm
Maker	IDT (Integrated Device Technology)	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	-	-
Base Number Matches	-	1	1	1	1	1	1	1	1

Recommended Resources

TDA1011 power amplifier circuit diagram

555 light control switch circuit

MK5087+TWH630 remote control transmitter circuit diagram

Circuit diagram of method for changing MAX660 oscillation frequency external clock drive

Voltage doubler rectifier electronic ballast circuit diagram

555 motor vehicle direction light electronic scintillator circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components