ICK-L67142L-70 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> ICK-L67142L-70

ICK-L67142L-70: DescriptionDual-Port SRAM, 2KX8, 70ns, CMOS, CDIP48, 0.600 INCH, SIDE BRAZED, DIP-48; Categorystorage storage; File Size178KB，14 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

ICK-L67142L-70 Overview

Dual-Port SRAM, 2KX8, 70ns, CMOS, CDIP48, 0.600 INCH, SIDE BRAZED, DIP-48

ICK-L67142L-70 Parametric

Parameter Name	Attribute value
Maker	Atmel (Microchip)
Parts packaging code	DIP
package instruction	DIP,
Contacts	48
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	70 ns
JESD-30 code	R-CDIP-T48
length	61.02 mm
memory density	16384 bit
Memory IC Type	DUAL-PORT SRAM
memory width	8
Number of functions	1
Number of terminals	48
word count	2048 words
character code	2000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2KX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	4.83 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm

Preview

Download Datasheet

View All

L67132/L67142

2 K

8 CMOS Dual Port RAM 3.3 Volt

Introduction

The L67132/67142 are very low power CMOS dual port

static RAMs organized as 2048

8. They are designed to

be used as a stand-alone 8 bit dual port RAM or as a

combination MASTER/SLAVE dual port for 16 bits or

more width systems. The MHS MASTER/SLAVE dual

port approach in memory system applications results in

full speed, error free operation without the need for

additional discrete logic.

Master and slave devices provide two independent ports

with separate control, address and I/O pins that permit

independent, asynchronous access for reads and writes to

any location in the memory. An automatic power down

feature controlled by CS permits the onchip circuitry of

each port in order to enter a very low stand by power

mode.

Using an array of eight transistors (8T) memory cell and

fabricated with the state of the art 1.0

µm

lithography

named SCMOS, the L67132/67142 combine an

extremely low standby supply current (typ = 1.0

µA)

with

a fast access time at 45 ns over the full temperature range.

All versions offer battery backup data retention capability

with a typical power consumption at less than 5

µW.

For military/space applications that demand superior

levels of performance and reliability the L67132/67142

is processed according to the methods of the latest

revision of the MIL STD 883 (class B or S) and/or ESA

SCC 9000.

Features

Single 3.3 V

0.3 volt power supply

Fast access time

45(*) ns to 70 ns

67132L/67142L low power

67132V/67142V very low power

Expandable data bus to 16 bits or more using master/slave

devices when using more than one device

(*) Preliminary

On chip arbitration logic

BUSY output flag on master

BUSY input flag on slave

Fully asynchronous operation from either port

Battery backup operation :

2 V data retention

MATRA MHS

Rev. D (19 Fev. 97)

Recommended Resources

Precision bright light control circuit diagram

±100V input differential amplifier with great efforts in parameter selection

Multiplier circuits available for VCA or amplitude modulation

water level monitor circuit

Tubular xenon lamp wiring method

Programmable automatic charger circuit

EEWORLD University ---- Power Design Tips 5: Use of Buck Controller: Power Design Tips 5: Using Buck Controller : https://training.eeworld.com.cn/course/501...; dongcuipin Power technology

Download Center Questionnaire Survey Activity Summary: [font=宋体][size=3][color=#000000] [align=left]Thanks to the forum friends for their active cooperation, this questionnaire survey has received a lot of opinions. In response to some of the opinions and...; okhxyyo Download Centre

Please help: I don't believe anyone can understand a program for controlling a motor with 2812. Please give me the source code.: This program is a switch program that controls the power supply of the three phases of the motor. temp=srd_active[0]+(srd_active[1]*2)+(srd_active[2]*4)+(work_mode*8)+(pwm_mode*16); *ptrACTIVE=temp; A...; lnasxywzl Microcontroller MCU

Urgent question: Why can't my 430 enter LPM3?: I made a small program, and wrote the following statement in the last sentence of while(1):_BIS_SR(SCG1+SCG0+CPUOFF+GIE);I thought it should be in sleep mode, but when I measured the current with a me...; thtgan Microcontroller MCU

The transfer of this development board is completed and the experience is summarized: As of yesterday, the first batch of 12 development boards have all been transferred out, and today they have all been packed and sent out. See the photoThe development boards and gifts are as follows:...; fengzhang2002 Buy&Sell

PIC16F676 In-Circuit Serial Programming Questions About Pin Multiplexing: I used ICD2.5 to serially program PIC16F676, but the ICSPDAT pin was used for AD conversion (as AN0), and a 224 capacitor (0.22uF) was connected to ground, so I couldn't download the program. After re...; flyfinger Microchip MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components