EEWORLDEEWORLDEEWORLD

Part Number

Search

8S2TH04I

Description
8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier
File Size602KB,2 Pages
ManufacturerThinki Semiconductor Co.,Ltd.
Websitehttp://www.thinkisemi.com/
Download Datasheet Compare View All

8S2TH04I Overview

8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier

8S2TH02I thru 8S2TH06I
Pb
®
8S2TH02I thru 8S2TH06I
Pb Free Plating Product
8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier
Features
¬
Fast switching for high efficiency
¬
Low forward voltage drop
¬
High current capability
¬
Low reverse leakage current
¬
High surge current capability
Mechanical Data
¬
Case: TO-220AC(Ceramic Insulated)
¬
Epoxy: UL 94V-0 rate flame retardant
¬
Terminals: Solderable per MIL-STD-202
method 208
¬
Polarity:As marked on diode body
¬
Mounting position: Any
¬
Weight: 2.1 gram approximately
TO-220AC
Unit: mm
Case
Reverse Doubler
Tandem Polarity
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Rating at 25
o
C
ambient temperature unless otherwise specified.
Single phase, half wave, 60Hz, resistive or inductive load.
For capacitive load, derate current by 20%.
SYMBOL
Maximum Recurrent Peak Reverse Voltage
Maximum RMS Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Rectified
Current T
C
=100
C
Peak Forward Surge Current, 8.3ms single
Half sine-wave superimposed on rated load
(JEDEC method)
Maximum Instantaneous Forward Voltage
@ 5.0 A
Maximum DC Reverse Current @T
J
=25
C
At Rated DC Blocking Voltage @T
J
=125
C
Maximum Reverse Recovery Time (Note 1)
Typical junction Capacitance (Note 2)
Typical Thermal Resistance (Note 3)
Operating Junction and Storage
Temperature Range
o
o
o
8S2TH02I 8S2TH04I 8S2TH06I
200
140
200
400
280
400
8.0
600
420
600
UNIT
V
V
V
A
V
RRM
V
RMS
V
DC
IF
(AV)
I
FSM
100
A
V
F
I
R
Trr
C
J
R
JC
T
J
, T
STG
0.98
1.3
10.0
250
35
65
2.2
-55 to +150
1.7
V
uA
uA
nS
pF
o
CW
o
C
NOTES : (1) Reverse recovery test conditions I
F
= 0.5A, I
R
= 1.0A, Irr = 0.25A.
(2) Measured at 1.0 MHz and applied reverse voltage of 4.0 Volts DC.
(3) Thermal Resistance junction to case.
Rev.04
© 2006 Thinki Semiconductor Co.,Ltd.
Page 1/2
http://www.thinkisemi.com/

8S2TH04I Related Products

8S2TH04I 8S2TH02I 8S2TH02I-8S2TH06I 8S2TH06I
Description 8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier 8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier 8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier 8.0 Ampere Ceramic Insulated Tandem Ultra Fast Recovery Rectifier
Several overcurrent protection methods in switching power supplies
Previously, a teacher asked me to help make a signal acquisition circuit. The signal source included a resistive pressure sensor and a multi-channel metal pressure sensor (bridge type). Because the po...
zhengenhao Analogue and Mixed Signal
The hottest domestic season, a Chinese chip~National chip activities are launched one after another, the post discussion is very lively, the National chip section welcomes you~
Let’s shout out the slogan: The hottest domestic season, a Chinese chip!Since the establishment of the domestic chip exchange section, there have been continuous activities and discussions, which show...
okhxyyo Domestic Chip Exchange
【Link Node Trial】1: Show off the board
[size=4]I just received it at noon today. It's a long box. I thought the packaging box was also very long. After opening it, I found it was not that exaggerated. [/size][size=4]The board is much small...
数码小叶 RF/Wirelessly
Under what circumstances is the microcontroller easily damaged?
I would like to ask: Under what circumstances will a certain I/O port of a microcontroller suddenly stop working, while other I/O ports are normal? I have encountered many microcontrollers that have t...
000juli Embedded System
Ask for help on "2ASK communication system design"
Hello everyone~~ I need help~~~ I need to use EDA to design a modulation system. The general idea is as follows: use AND gates to make a multiplier, use counters to make a frequency divider to divide ...
大漠风云 FPGA/CPLD
I would like to ask the master, a statement occupies more than 90,000 logic units in FPGA
The statements are: input wire[11:0] addr, // connected to dsp_ea[14:3] output reg[16:0] q, reg[7:0] headers[0:256*8-1], //'define TEST 'ifdef TEST .... 'else always@(posedge clk)begin if(rden)begin q...
lakas FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1856  562  54  2330  1983  38  12  2  47  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号