EEWORLDEEWORLDEEWORLD

Part Number

Search

ACHL-160MHZ-N-R-S-50-Q20

Description
HCMOS/TTL Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size614KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ACHL-160MHZ-N-R-S-50-Q20 Overview

HCMOS/TTL Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT, DIP-8/4

ACHL-160MHZ-N-R-S-50-Q20 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
package instructionROHS COMPLIANT, DIP-8/4
Reach Compliance Codecompliant
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
Manufacturer's serial numberACHL
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency160 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Oscillator typeHCMOS/TTL
Output load10 TTL, 50 pF
physical size13.2mm x 13.2mm x 5.5mm
longest rise time10 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry45/55 %
HALF SIZE DIP LOW VOLTAGE 3.3VHCMOS/TTL
COMPATIBLE CRYSTAL CLOCK OSCILLATOR
ACHL Series
Pb
RoHS
Compliant
13.2 x 13.2 x 5.5mm
| | | | | | | | | | | | | | |
FEATURES:
• Tri-state Enable/Disable option.
• Low supply voltage.
• HCMOS and TTL compatible.
• Tight symmetry option.
APPLICATIONS:
• Clock signal sources for digital chips and microprocessors.
• Low power applications.
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency:
Operating temperature:
Storage temperature:
Overall frequency stability*:
Supply voltage (Vdd):
Input current:
Symmetry:
Rise and Fall Times (Tr/Tf):
Output load:
Output Voltage:
Tri State Function:
Output Disable/ Enable time:
Start-up-time:
ACHL Series
400kHz to 160MHz
0°C to +70°C (see options)
- 55°C to + 125°C
± 100ppm max. (see options)
3.3Vdc ± 10%
See Table 1
40/60% max. (see option)
See Table 1
10 TTL or 15 pF (see options)
VOH = 0.9 * Vdd min.
VOL = 0.1* Vdd max.
"1" (VIH >= 4.5 Vdc) or open: Oscillation
"0" (VIL < 0.5V): Hi Z
100 ns max. (for Option "-A" ONLY)
10 ms max
Table 1
MH z
400.000kHz≤F<24.999MHz
25.000Hz≤F<100.000MHz
100.000kHz≤F<160.000MHz
mA
20
40
80
Rise/Fall time
ns
10
10
5
* Overall frequency stability includes initial tolerance, temperature stability, and aging.
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ACHL - Frequency -
-
- -
-
-
Temperature Options
I
0°C to +50°C
D
-10°C to +60°C
E
-20°C to +70°C
F
-30°C to +70°C
N
-30°C to +85°C
L
-40°C to +85°C
Symmetry Options
S
45/55%@1/2Vdd
Tristate Enable Funct
A
Tristate Function
Value Added Option
G
Gull Wing
G3
Gull Wing
Q30
0.30(7.62)
Q25
0.25(6.35)
Q20
0.20(5.08)
Q15
0.15(3.81)
Q10
0.10(2.54)
Freq. Stability
J*
±20 ppm max.
R
±25 ppm max.
K
±30 ppm max.
H
C
±35 ppm max.
±50 ppm max.
Load Drive
30
30pF
50
50pF
*Temp option I, D, and E only
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.05.08
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
EVC4.0 compilation error, help!
When compiling a program with EVC4.0, an error message "Error spawning cl.exe" appears. What's going on?...
tmrobin630 Embedded System
csl library
Dear experts: I am using F28M36x series DSP and ccs5 development tool. Where can I find the corresponding csl library file? Thank you!...
escort Microcontroller MCU
I don't understand such awesome assembly language
[color=#800000]IF {FALSE} mov r0, r4 mov r1, #256 ; dump 256 words CALL WriteHex ENDIF[/color] -----------------There are many such codes in the Wince folder. How can it be both assembly language and ...
liyz2169 Embedded System
What is the input and output impedance?
[size=4][color=#000000][font=宋体] Input impedance is the ratio of input voltage to current, that is, Ri = U/I. Under the same input voltage, if the input impedance is very low, a large current needs to...
fish001 Analogue and Mixed Signal
FPGA Learning
FPGA learning mainly uses VERILOG language, which is a hardware description language. In addition to this, do we also need to use C language for design?...
Fred_1977 FPGA/CPLD
wince5.0 window media player 6.4 supports standard RTSP
To make wince5.0 window media player 6.4 support standard RTSP, I need to write an RTSP filter. My question is, as long as I register this rtsp filter, will the media player 6.4 directly call my RTSP ...
yuchuang15 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1202  88  2526  7  2013  25  2  51  1  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号