EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-09-FREQ5-30J1EH

Description
Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-09-FREQ5-30J1EH Overview

Parallel - Fundamental Quartz Crystal, 7MHz Min, 9MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-09-FREQ5-30J1EH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.01%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency9 MHz
Minimum operating frequency7 MHz
Maximum operating temperature75 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Zynq development board tutorial swap
[backcolor=rgb(222, 240, 251)][color=#000000]I have purchased a Mir Technology ZYNQ (7020) development board. Is there anyone willing to exchange the matching tutorial? Black gold zynq, zedboard... ar...
zhuludiqing FPGA/CPLD
LaunchPad's button LED flashing is awesome
#include#defineBUTTONBIT3 #defineLED_REDBIT0 #defineLED_GREENBIT6 #defineLED_DIRP1DIR #defineBUTTON_DIRP1DIR #defineBUTTON_OUTP1OUT #defineLED_OUTP1OUT#defineBUTTON_RENP1REN #defineBUTTON_ON(P1INBIT3)...
gaoyang9992006 Microcontroller MCU
Without knowing the checksum calculation method for hexadecimal data, can the validity of the data be verified?
Without knowing the checksum calculation method for hexadecimal data, can the validity of the data be verified?...
lxl341222 Embedded System
The initial functions of the EZ430-Chronos wireless fishing sports watch I modified have been realized as planned.
Originally, the data transmission function test with the computer had been successful many days ago, but the specific interface was not completed. However, two or three days ago, due to a detail probl...
wangfuchong Microcontroller MCU
Lattice management distribution problem
I use lattice's ECP3 95E, which is a FBGA672 package. The design has a ddr2 sdram controller. The lattice datasheet says that for signals such as DQS , dedicated pins must be used, and they are usuall...
eeleader FPGA/CPLD
Does anyone have the antenna test program for 2530?
The board has been made for a long time, but I can't find the open line test program for 2530 under IAR760. There is no such program in the 07 protocol stack. If anyone can give me a copy, I will be v...
panxm916 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1190  1128  1411  570  2353  24  23  29  12  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号