841S01CGT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 841S01CGT

841S01CGT: DescriptionProcessor Specific Clock Generator, 100MHz, CMOS, PDSO16, 4.40 X 5 MM, 0.925 MM HEIGHT, MO-153, TSSOP-16; CategoryThe embedded processor and controller Microcontrollers and processors; File Size898KB，17 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

841S01CGT Overview

Processor Specific Clock Generator, 100MHz, CMOS, PDSO16, 4.40 X 5 MM, 0.925 MM HEIGHT, MO-153, TSSOP-16

841S01CGT Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP16,.25
Contacts	16
Reach Compliance Code	not_compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G16
JESD-609 code	e0
length	5 mm
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	100 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
power supply	3.3 V
Master clock/crystal nominal frequency	25 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum slew rate	80 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC

841S01CGT Preview

PCI Express

Clock Generator

ICS841S01

DATA SHEET

General Description

The ICS841S01 is a PLL-based clock generator specifically

designed for PCI_Express™ Clock Generation applications. This

device generates a 100MHz HCSL clock. The device offers a HCSL

(Host Clock Signal Level) clock output from a clock input reference of

25MHz. The input reference may be derived from an external source

or by the addition of a 25MHz crystal to the on-chip crystal oscillator.

An external reference may be applied to the XTAL_IN pin with the

XTAL_OUT pin left floating.

The device offers spread spectrum clock output for reduced EMI

applications. An I

C bus interface is used to enable or disable spread

spectrum operation as well as select either a down spread value of

-0.35% or -0.5%.

Features

•

One 0.7V current mode differential HCSL output pair

Crystal oscillator interface: 25MHz

Output frequency: 100MHz

RMS period jitter: 3ps (maximum)

Cycle-to-cycle jitter: 35ps (maximum)

C support with readback capabilities up to 400kHz

Spread Spectrum for electromagnetic interference (EMI) reduction

3.3V operating supply mode

0°C to 70°C ambient operating temperature

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

Block Diagram

25MHz

Pin Assignment

PLL

Divider

Network

SRCT0

SRCC0

SRCT0

SRCC0

IREF

SDATA

SCLK

XTAL_OUT

XTAL_IN

DDA

XTAL_IN

OSC

XTAL_OUT

SDATA

Pullup

SCLK

Pullup

Logic

IREF

ICS841S01

16-Lead TSSOP

5mm x 4.4mm x 0.925mm package body

G Package

Top View

ICS841S01CG REVISION B AUGUST 31, 2012

ICS841S01 Data Sheet

PCI EXPRESS

CLOCK GENERATOR

Table 1. Pin Descriptions

Number

1, 6, 8, 10

2, 5, 11, 16

3, 4

12,

Name

SRCT0, SRCC0

IREF

DDA

XTAL_IN,

XTAL_OUT

SCLK

SDATA

Type

Power

Output

Input

Power

Input

I/O

Pullup

Description

Ground for core and SRC outputs.

Power supply for core and SRC outputs.

Differential output pair. HCSL interface levels.

An external fixed precision resistor (475

Ω

) from this pin to ground provides a

reference current used for differential current-mode SRCCx, SRCTx clock

outputs.

Analog supply pin.

Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.

C SMBus compatible SCLK. This pin has an internal pullup resistor, but is in

high-impedance in power-down mode. LVCMOS/LVTTL interface levels.

C SMBus compatible SDATA. This pin has an internal pullup resistor, but is

in high-impedance in power-down mode. LVCMOS/LVTTL interface levels.

NOTE:

Pullup

refers to internal input resistors. See Table 2,

Pin Characteristics,

for typical values.

Table 2. Pin Characteristics

Symbol

PULLUP

Parameter

Input Capacitance

Input Pullup Resistor

Test Conditions

Minimum

Typical

Maximum

Units

Ω

ICS841S01CG REVISION B AUGUST 31, 2012

ICS841S01 Data Sheet

PCI EXPRESS

CLOCK GENERATOR

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a

two-signal serial interface is provided. Through the Serial Data

Interface, various device functions, such as individual clock output

buffers, can be individually enabled or disabled. The registers

associated with the Serial Data Interface initialize to their default

setting upon power-up, and therefore, use of this interface is optional.

Clock device register changes are normally made upon system

initialization, if any are required. The interface cannot be used during

system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block

write, and block read operations from the controller. For block

write/read operation, the bytes must be accessed in sequential order

from lowest to highest byte (most significant bit first) with the ability to

stop after any complete byte has been transferred. For byte write and

byte read operations, the system controller can access individually

indexed bytes. The offset of the indexed byte is encoded in the

command code, as described in

Table 3A.

The block write and block read protocol is outlined in

Table 3B,

while

Table 3C

outlines the corresponding byte write and byte read

protocol. The slave receiver address is 11010010 (D2h).

Table 3A.Command Code Definition

Bit

6:5

4:0

Description

0 = Block read or block write operation, 1 = Byte read or byte write operation.

Chip select address, set to “00” to access device.

Byte offset for byte read or byte write operation. For block read or block write operations, these bits must be “00000”.

Table 3B. Block Read and Block Write Protocol

Bit

2:8

11:18

20:27

29:36

38:45

Description = Block Write

Start

Slave address - 7 bits

Write

Acknowledge from slave

Command Code - 8 bits

Acknowledge from slave

Byte Count - 8 bits

Acknowledge from slave

Data byte 1 - 8 bits

Acknowledge from slave

Data byte 2 - 8 bits

Acknowledge from slave

Data Byte/Slave Acknowledges

Data Byte N - 8 bits

Acknowledge from slave

Stop

Bit

2:8

11:18

21:27

30:37

39:46

48:55

Description = Block Read

Start

Slave address - 7 bits

Write

Acknowledge from slave

Command Code - 8 bits

Acknowledge from slave

Repeat start

Slave address - 7 bits

Read = 1

Acknowledge from slave

Byte Count from slave - 8 bits

Acknowledge

Data Byte 1 from slave - 8 bits

Acknowledge

Data Byte 2 from slave - 8 bits

Acknowledge

Data Bytes from Slave/Acknowledge

Data Byte N from slave - 8 bits

Not Acknowledge

ICS841S01CG REVISION B AUGUST 31, 2012

ICS841S01 Data Sheet

PCI EXPRESS

CLOCK GENERATOR

Table 3C. Byte Read and Byte Write Protocol

Bit

2:8

11:18

20:27

Description = Byte Write

Start

Slave address - 7 bits

Write

Acknowledge from slave

Command Code - 8 bits

Acknowledge from slave

Data Byte- 8 bits

Acknowledge from slave

Stop

Bit

2:8

11:18

21:27

30:37

Description = Byte Read

Start

Slave address - 7 bits

Write

Acknowledge from slave

Command Code - 8 bits

Acknowledge from slave

Repeat start

Slave address - 7 bits

Read

Acknowledge from slave

Data from slave - 8 bits

Not Acknowledge

Stop

Control Registers

Table 4A. Byte 0: Control Register 0

Bit

@Pup

Name

Reserved

SRC[T/C]0

Reserved

Description

Reserved

SRC[T/C]0 Output Enable

0 = Disable (Hi-Z)

1 = Enable

Reserved

NOTE: Pup denotes Power-up.

Reserved

SRC

Table 4C. Byte 2: Control Register 2

Bit

@Pup

Name

SRCT/C

Description

Spread Spectrum Selection

0 = -0.35%, 1 = - 0.5%

Reserved

SRC Spread Spectrum Enable

0 = Spread Off,

1 = Spread On

Reserved

Table 4B. Byte 1: Control Register 1

Bit

@Pup

Name

Reserved

Description

Reserved

Table 4D. Byte 3:Control Register 3

Bit

@Pup

Name

Reserved

Description

Reserved

NOTE: Pup denotes Power-up.

ICS841S01CG REVISION B AUGUST 31, 2012

ICS841S01 Data Sheet

PCI EXPRESS

CLOCK GENERATOR

Table 4E. Byte 4: Control Register 4

Bit

@Pup

Name

Reserved

Description

Reserved

Table 4G. Byte 6: Control Register 6

Bit

@Pup

Name

TEST_SEL

Description

REF/N or Hi-Z Select

0 = Hi-Z,

1 = REF/N

TEST Clock

Mode Entry Control

0 = Normal Operation,

1 = REF/N or Hi-Z Mode

Reserved

TEST_MODE

Reserved

Table 4F. Byte 5: Control Register 5

Bit

@Pup

Name

Reserved

Description

Reserved

Table 4H. Byte 7: Control Register 7

Bit

@Pup

Name

Description

Revision Code Bit 3

Revision Code Bit 2

Revision Code Bit 1

Revision Code Bit 0

Vendor ID Bit 3

Vendor ID Bit 2

Vendor ID Bit 1

Vendor ID Bit 0

ICS841S01CG REVISION B AUGUST 31, 2012

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

841S01CGT Related Products

	841S01CGT	841S01CG
Description	Processor Specific Clock Generator, 100MHz, CMOS, PDSO16, 4.40 X 5 MM, 0.925 MM HEIGHT, MO-153, TSSOP-16	Processor Specific Clock Generator, 100MHz, CMOS, PDSO16, 4.40 X 5 MM, 0.925 MM HEIGHT, MO-153, TSSOP-16
Is it lead-free?	Contains lead	Lead free
Is it Rohs certified?	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TSSOP	TSSOP
package instruction	TSSOP, TSSOP16,.25	TSSOP, TSSOP16,.25
Contacts	16	16
Reach Compliance Code	not_compliant	not_compliant
ECCN code	EAR99	EAR99
JESD-30 code	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e0	e3
length	5 mm	5 mm
Number of terminals	16	16
Maximum operating temperature	70 °C	70 °C
Maximum output clock frequency	100 MHz	100 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP
Encapsulate equivalent code	TSSOP16,.25	TSSOP16,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240	NOT SPECIFIED
power supply	3.3 V	3.3 V
Master clock/crystal nominal frequency	25 MHz	25 MHz
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm
Maximum slew rate	80 mA	80 mA
Maximum supply voltage	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	TIN LEAD	MATTE TIN
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	20	NOT SPECIFIED
width	4.4 mm	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC

Recommended Resources

One of the thermostatic control circuits using operational amplifiers a

Power saving automatic switch circuit

DC-DC converter circuit diagram with overcurrent protection

CD-B type high frequency heat sealing machine circuit

Thyristor AC overvoltage protection circuit

Practical USB interface lithium-ion battery charger circuit (LTC4053 as controller)

Negative ion generator export certification: We currently have a project that may need to be exported to the world.May I ask, in addition to meeting the company standards of the car manufacturer, how can we comply with the safety standards of va...; assypn Automotive Electronics

Metro promotes RFID technology standardization in retail industry: Albrecht von Truchse?, spokesman for Metro Group, said that suppliers and retailers must use standardized universal electronic product codes from now on, only in this way can the application of the re...; tmily RF/Wirelessly

About using zigbee to make products: I am a newcomer and my company may use zigbee to make products. Do I need to pay any fees or can I directly buy chips such as TI's CC2530? Do I need to join the zigbee alliance and pay a certain fee e...; ecgwang RF/Wirelessly

What do the common codes in RFID mean?: Manchester coding is a type of signal frequency modulation coding. It uses the instantaneous value of each bit at the half-cycle edge to represent a binary value. Therefore, the middle rising edge of ...; Jacktang RF/Wirelessly

HELLODSP QQ group has new members, welcome to join: With the support of all netizens, HELLODSP's QQ exchange group alliance has added new members: Please indicate the source of the reprint from DSP Exchange Network DSP Learning First Forum DSP Technolo...; 大意了 DSP and ARM Processors

Difference Amplifiers and Current Sense Amplifiers: ...; gaoyang9992006 ADI Reference Circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components