EEWORLDEEWORLDEEWORLD

Part Number

Search

AT17LV65-10CL

Description
Configuration Memory, 64KX1, Serial, CMOS, 6 X 6 MM, 1.04 MM HEIGHT, 1.27 MM PITCH, LAP-8
Categorystorage    storage   
File Size412KB,29 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance
Download Datasheet Parametric View All

AT17LV65-10CL Overview

Configuration Memory, 64KX1, Serial, CMOS, 6 X 6 MM, 1.04 MM HEIGHT, 1.27 MM PITCH, LAP-8

AT17LV65-10CL Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeSOIC
package instructionSON,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresIT CAN OPERATES ON 4.75-5.25 RANGE SUPPLY VOLTAGE ALSO
Maximum clock frequency (fCLK)10 MHz
JESD-30 codeS-XDSO-N8
length5.99 mm
memory density65536 bit
Memory IC TypeCONFIGURATION MEMORY
memory width1
Number of functions1
Number of terminals8
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX1
Package body materialUNSPECIFIED
encapsulated codeSON
Package shapeSQUARE
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.14 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceCOPPER NICKEL GOLD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width5.99 mm
Features
EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration
Programs for Field Programmable Gate Arrays (FPGAs)
Supports both 3.3V and 5.0V Operating Voltage Applications
In-System Programmable (ISP) via Two-Wire Bus
Simple Interface to SRAM FPGAs
Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera
®
FLEX
®
, APEX
Devices, ORCA
®
, Xilinx
®
XC3000, XC4000, XC5200, Spartan
®
, Virtex
FPGAs
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
Very Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC, 44-lead PLCC and
44-lead TQFP Packages
Emulation of Atmel’s AT24CXXX Serial EEPROMs
Low-power Standby Mode
High-reliability
– Endurance: 100,000 Write Cycles
– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for
Commercial Parts (at 70°C)
Green (Pb/Halide-free/RoHS Compliant) Package Options Available
FPGA
Configuration
EEPROM
Memory
AT17LV65
AT17LV128
AT17LV256
AT17LV512
AT17LV010
AT17LV002
AT17LV040
3.3V and 5V
System Support
1. Description
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-
lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see
Table 1-1.
The
AT17LV series Configurators uses a simple serial-access procedure to configure one
or more FPGA devices. The user can select the polarity of the reset function by pro-
gramming four EEPROM bytes. These devices also support a write-protection
mechanism within its programming mode.
The AT17LV series configurators can be programmed with industry-standard pro-
grammers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.
2321H–CNFG–03/06
Help, where is nk.lib?
When compiling an application in Windows CE 6, the prompt is: error LNK2019: unresolved external symbol CreateSemaphoreA. I found on MSDN that CreateSemaphore is in nk.lib, but I can't find nk.lib. Wh...
ljhken Embedded System
Please advise on the SW-EK-LM3S8962 library file
Hello everyone, I would like to ask, if the Stellaris LM3S8962 driver library version used in the example is: 5961, will it have any impact if the version 8049 driver is used? Thank you...
626qinxiaomei Microcontroller MCU
【Altera SOC Experience Tour】(I) VGA Image Display
[i=s] This post was last edited by Jackzhang1992 on 2015-4-17 15:14 [/i] [align=center][font=宋体](I)[/font]VGA[font=宋体]Image Display[/font][/align][align=left][b][font=Tahoma][size=2]I. Objective[/size...
Jackzhang1992 FPGA/CPLD
Help: ucgui shows problems after transplantation
Try swapping the X, Y coordinates! Try initialization, writing points, and writing characters....
dianzijie5 ARM Technology
Recruitment of development board related information
Students who have made boards, please help me~ Maybe the forum can organize a batch of STM32 learning boards~ I have a few board PDFs on hand, and I will learn altum design carefully~ I am ready to st...
astwyg stm32/stm8
How can I receive the prize?
How can I receive the prize?...
wang19900426 Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1856  2558  1640  1411  1174  38  52  34  29  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号