SN74LS646NTP1 datasheet, PDF - EEWORLD Datasheet

SN74LS646NTP1: DescriptionIC,BUS TRANSCEIVER,SINGLE,8-BIT,LS-TTL,DIP,24PIN,PLASTIC; Categorylogic logic; File Size448KB，10 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

SN74LS646NTP1 Overview

IC,BUS TRANSCEIVER,SINGLE,8-BIT,LS-TTL,DIP,24PIN,PLASTIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP24,.3
Reach Compliance Code	not_compliant
Control type	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL
JESD-30 code	R-PDIP-T24
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER
Number of digits	8
Number of functions	1
Number of terminals	24
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
translate	N/A
Trigger type	POSITIVE EDGE

(A-Current Signal Detection Device) First Prize of Zhejiang Province_Hangzhou Dianzi University: [align=center][font=微软雅黑, "][size=14px][align=left]This design uses STM32F407 as the core to achieve isolated current measurement. Use TDA2030 to power amplify the input signal, and the current is tra...; sigma Electronics Design Contest

What is the Report ID in HID?: Hello everyone: I need to control a USB sound card via HID. I have successfully opened the USB device and called HidP_GetCaps. But when writing data via WriteFile, there is a problem. The API document...; jingdongbo Embedded System

【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3): FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...; muhan9 FPGA/CPLD

【Discussion】Capture mode pulse counting: I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...; wujieling Microcontroller MCU

EEWORLD University Hall----Hands on Sensorless 2(B): Hands on Sensorless 2(B)：https://training.eeworld.com.cn/course/181...; dongcuipin Talking

Is this what the 0 detection is like?: I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...; captzs Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components