844625BYILFT datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 844625BYILFT

Preview

844625BYILFT: DescriptionPTQFP-48, Reel; CategoryThe embedded processor and controller Microcontrollers and processors; File Size490KB，25 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

844625BYILFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	844625BYILFT	-	-	View	Buy Now

844625BYILFT Overview

PTQFP-48, Reel

844625BYILFT Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	PTQFP
package instruction	TQFP-48
Contacts	48
Manufacturer packaging code	DXG48P2
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ALSO OPERATES TA 3.3 V SUPPLY
JESD-30 code	S-PQFP-G48
JESD-609 code	e3
length	7 mm
Humidity sensitivity level	3
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	312.5 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	HTFQFP
Package shape	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	25 MHz
Maximum seat height	1.2 mm
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

844625BYILFT Preview

Crystal-to-LVDS Clock Synthesizer

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2016

ICS844625I

DATA SHEET

General Description

The ICS844625I is a high frequency clock generator. The

ICS844625I uses an external 25MHz crystal to synthesize

312.5MHz, 156.25MHz and 125MHz clocks. The ICS844625I has

excellent cycle-to-cycle and RMS period jitter performance.

The ICS844625I operates at full 3.3V, 2.5V or mixed 3.3V, 2.5V

supply modes and is available in a fully RoHS compliant 48-lead

TQFP, E-Pad package.

Features

•

Ten selectable differential LVDS outputs

Output frequencies of 312.5MHz, 156.25MHz or 125MHz using a

25MHz crystal.

Crystal oscillator interface designed for 18pF, 25MHz parallel

resonant crystal

Cycle-to-cycle jitter: 13ps (typical)

RMS phase jitter at 125MHz (1.875MHz - 20MHz):

0.417ps (typical), V

DD

= 3.3V

RMS phase jitter at 156.25MHz (1.875MHz - 20MHz):

0.387ps (typical), V

DD

= 3.3V

Output duty cycle: 50%, (typical)

Supply modes:

V

DD

/ V

DDA

/ V

DDO

3.3V / 3.3V / 3.3V

2.5V / 2.5V / 2.5V

3.3V / 3.3V / 2.5V

-40°C to 85°C ambient operating temperature

Available in lead-free (RoHS 6) package

For functional replacement use 849S625i

•

Frequency Table for Bank A, B and C Outputs

Crystal Frequency (MHz)

25

Feedback Divider

25

VCO Frequency (MHz)

625

Output Divider

÷2

÷4

÷5

Output Frequency (MHz)

312.5

156.25

125

Pin Assignment

V

DD

REF_CLK

GND

BYPASS

MR

nc

SELA0

SELA1

V

DDA

QA0

nQA0

V

DDO

XTAL_IN

XTAL_OUT

GND

SELC0

SELC1

OEA

V

DD

OEB

OEC

SELB0

SELB1

GND

48 47 46 45 44 43 42 41 40 39 38 37

36

35

34

33

5

48 Lead TQFP, E-Pad

32

6

31

7mm x 7mm x 1.0mm

30

7

package body

8

29

9

28

Y Package

10

27

Top View

11

26

12

25

13 14 15 16 17 18 19 20 21 22 23 24

1

2

3

4

ICS844625I

QA1

nQA1

QA2

nQA2

V

DDO

GND

QA3

nQA3

QA4

nQA4

QA5

nQA5

QC1

nQC0

QC0

nc

V

DDO

nQB1

QB1

nQB0

QB0

V

DDO

nQC1

ICS844625BYI REVISION A JUNE 3, 2016

1

V

DDO

ICS844625I Data Sheet

CRYSTAL-TO-LVDS CLOCK SYNTHESIZER

Block Diagram

OEA

SELA[0:1]

BYPASS

REF_CLK

25MHz

Pullup

Pulldown

2

Pulldown

1

6

÷2, ÷4, ÷5

QA[0:5]

nQA[0:5]

XTAL_IN

OSC

XTAL_OUT

Phase

Detector

VCO

625MHz

0

M = ÷25

MR

OEB

SELB[0:1]

Pulldown

Pullup

Pulldown

2

÷2, ÷4, ÷5

2

QB[0:1]

nQB[0:1]

2

÷2, ÷4, ÷5

SELC[0:1]

OEC

Pulldown

Pullup

QC[0:1]

nQC[0:1]

2

ICS844625BYI REVISION A JUNE 3, 2016

2

ICS844625I Data Sheet

CRYSTAL-TO-LVDS CLOCK SYNTHESIZER

Table 1. Pin Descriptions

Number

1,

2

3, 12, 31, 46

4,

5

6

7, 48

8

Name

XTAL_IN

XTAL_OUT

GND

SELC0,

SELC1

OEA

V

DD

OEB

Input

Power

Input

Pulldown

Type

Description

Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.

Power supply pins.

Selects the output divider value. See Table 3C.

LVCMOS/LVTTL interface levels.

Active high output enable. When logic HIGH, Bank A outputs are enabled

and active. When logic LOW, the outputs are disabled and forced to

HIGH/LOW. LVCMOS/LVTTL interface levels.

Core supply pins.

Pullup

Active high output enable. When logic HIGH, Bank B outputs are enabled

and active. When logic LOW, the outputs are disabled and forced to

HIGH/LOW. LVCMOS/LVTTL interface levels.

Active high output enable. When logic HIGH, Bank C outputs are enabled

and active. When logic LOW, the outputs are disabled and forced to

HIGH/LOW. LVCMOS/LVTTL interface levels.

Selects the output divider value. See Table 3B.

LVCMOS/LVTTL interface levels.

Output supply pins.

Differential output pair. LVDS interface levels.

No connect.

Differential output pair. LVDS interface levels.

Analog supply pin.

Pulldown

Selects the output divider value. See Table 3A.

LVCMOS/LVTTL interface levels.

Master Reset. LVCMOS/LVTTL interface levels.

BYPASS signal allows to bypass the PLL. LVCMOS/LVTTL interface levels.

Single-ended reference clock input. LVCMOS/LVTTL interface levels.

Input

Power

Input

Pullup

9

10,

11

13, 19, 24,

32, 37

14, 15

16, 17

18, 43

20, 21

22, 23

25, 26

27, 28

29, 30

33, 34

35, 36

38, 39

40

41,

42

44

45

47

OEC

SELB0,

SELB1

V

DDO

nQC1, QC1

nQC0, QC0

nc

nQB1, QB1

nQB0, QB0

nQA5, QA5

nQA4, QA4

nQA3, QA3

nQA2, QA2

nQA1, QA1

nQA0, QA0

V

DDA

SELA1,

SELA0

MR

BYPASS

REF_CLK

Input

Pullup

Input

Power

Output

Unused

Output

Power

Input

Pulldown

NOTE:

Pullup and Pulldown

refer to internal input resistors. See Table 2,

Pin Characteristics,

for typical values.

ICS844625BYI REVISION A JUNE 3, 2016

3

ICS844625I Data Sheet

CRYSTAL-TO-LVDS CLOCK SYNTHESIZER

Table 2. Pin Characteristics

Symbol

C

IN

R

PULLUP

R

PULLDOWN

Parameter

Input Capacitance

Input Pullup Resistor

Input Pulldown Resistor

Test Conditions

Minimum

Typical

4

51

Maximum

Units

pF

k



k



Function Tables

Table 3A. SELA Function Table

Input

SELA0

0

1

SELA1

0

1

0

1

Bank A Output Divider

N/A

÷2

÷4

÷5

Table 3B. SELB Function Table

Input

SELB0

0

1

SELB1

0

1

0

1

Bank B Output Divider

N/A

÷2

÷4

÷5

Table 3C. SELC Function Table

Input

SELC0

0

1

SELC1

0

1

0

1

Bank C Output Divider

N/A

÷2

÷4

÷5

ICS844625BYI REVISION A JUNE 3, 2016

4

ICS844625I Data Sheet

CRYSTAL-TO-LVDS CLOCK SYNTHESIZER

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under

Absolute Maximum Ratings

may cause permanent damage to the device. These ratings are stress

specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the

DC Characteristics or AC

Characteristics

is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item

Supply Voltage, V

CC

Inputs, V

I

XTAL_IN

Other Inputs

Outputs, LVDS I

O

Continuos Current

Surge Current

Package Thermal Impedance,



JA

Storage Temperature, T

STG

Rating

4.6V

0V to V

DD

-0.5V to V

DD

+ 0.5V

10mA

15mA

29C/W (0 mps)

-65C to 150C

DC Electrical Characteristics

Table 4A. LVDS Power Supply DC Characteristics,

V

DD

= V

DDO

= 3.3V ± 5%, T

A

=

-40°C to 85°C

Symbol

V

DD

V

DDA

V

DDO

I

DD

I

DDA

I

DDO

Parameter

Core Supply Voltage

Analog Supply Voltage

Output Supply Voltage

Power Supply Current

Analog Supply Current

Output Supply Current

Test Conditions

Minimum

3.135

V

DD

– 0.31

3.135

Typical

3.3

2.5

3.3

101

25

113

Maximum

3.465

V

DD

3.465

125

31

140

Units

V

mA

Table 4B. LVDS Power Supply DC Characteristics,

V

DD

= V

DDO

= 2.5V ± 5%, T

A

=

-40°C to 85°C

Symbol

V

DD

V

DDA

V

DDO

I

DD

I

DDA

I

DDO

Parameter

Core Supply Voltage

Analog Supply Voltage

Output Supply Voltage

Power Supply Current

Analog Supply Current

Output Supply Current

Test Conditions

Minimum

2.375

V

DD

– 0.21

2.375

Typical

2.5

96

17

95

Maximum

2.625

V

DD

2.625

120

21

128

Units

V

mA

ICS844625BYI REVISION A JUNE 3, 2016

5

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

844625BYILFT Related Products

	844625BYILFT	844625BYILF
Description	PTQFP-48, Reel	PTQFP-48, Tray
Brand Name	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	PTQFP	PTQFP
package instruction	TQFP-48	TQFP-48
Contacts	48	48
Manufacturer packaging code	DXG48P2	DXG48P2
Reach Compliance Code	compliant	compliant
ECCN code	EAR99	EAR99
Other features	ALSO OPERATES TA 3.3 V SUPPLY	ALSO OPERATES TA 3.3 V SUPPLY
JESD-30 code	S-PQFP-G48	S-PQFP-G48
JESD-609 code	e3	e3
length	7 mm	7 mm
Humidity sensitivity level	3	3
Number of terminals	48	48
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Maximum output clock frequency	312.5 MHz	312.5 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HTFQFP	HTFQFP
Package shape	SQUARE	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260
Master clock/crystal nominal frequency	25 MHz	25 MHz
Maximum seat height	1.2 mm	1.2 mm
Maximum supply voltage	2.625 V	2.625 V
Minimum supply voltage	2.375 V	2.375 V
Nominal supply voltage	2.5 V	2.5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	7 mm	7 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER

Recommended Resources

Fast analog switching circuit

Digital display pulse tester circuit

Universal frequency converter uses three-wire control motor

Voltage controlled filter circuit diagram (2)

3.8kHz oscillator circuit

Op amp precision zero adjustment circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components