EEWORLDEEWORLDEEWORLD

Part Number

Search

844441DMI-100LFT

Description
SOIC-8, Reel
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size604KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

844441DMI-100LFT Overview

SOIC-8, Reel

844441DMI-100LFT Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP, SOP8,.25
Contacts8
Manufacturer packaging codeDCG8
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Humidity sensitivity level1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency300 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply2.5 V
Master clock/crystal nominal frequency25 MHz
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
FemtoClock® SAS/ SATA Clock Generator
Datasheet
844441
General Description
The 844441 is a low jitter, high performance clock generator and a
member of the FemtoClock
®
family of silicon timing products. The
844441 is designed for use in applications using the SAS and SATA
interconnect. The 844441 uses an external, 25MHz, parallel
resonant crystal to generate four selectable output frequencies:
75MHz, 100MHz, 150MHz, and 300MHz. This silicon based
approach provides excellent frequency stability and reliability. The
844441 features down and center spread spectrum (SSC) clocking
techniques.
Features
Designed for use in SAS, SAS-2, and SATA systems
Center (±0.17%) Spread Spectrum Clocking (SSC)
Down (-0.23% or -0.5%) SSC
Better frequency stability than SAW oscillators
One differential 2.5V LVDS output
Crystal oscillator interface designed for 25MHz
(C
L
= 12pF) frequency
External fundamental crystal frequency ensures high reliability
and low aging
Selectable output frequencies: 75MHz, 100MHz, 150MHz,
300MHz
Output frequency is tunable with external capacitors
RMS phase jitter @ 100MHz, using a 25MHz crystal
(12kHz – 20MHz): 1.1936ps (typical)
2.5V operating supply
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Applications
SAS/SATA Host Bus Adapters
SATA Port Multipliers
SAS I/O Controllers
TapeDrive and HDD Array Controllers
SAS Edge and Fanout Expanders
HDDs and TapeDrives
Disk Storage Enterprise
Pin Assignment
Block Diagrams
XTAL_IN
XTAL_OUT
XTAL_IN
SSC_SEL0
SSC_SEL1
1
2
3
4
8
7
6
5
GND
nQ
Q
V
DD
25MHz
XTAL
XTAL_OUT
OSC
FemtoClock™
PLL
00 = SSC Off
01 = 0.5% Down-spread
10 = 0.23% Down-spread
11 = 0.5% Center-spread
Q
nQ
844441
8-Lead SOIC, 3.90mm x 4.90mm Package
SSC_SEL(1:0)
Pulldown:Pulldown
SSC Output
Control Logic
8-Lead SOIC
nPLL_SEL
Pulldown
GND
XTAL_IN
25MHz
XTAL
XTAL_OUT
OSC
FemtoClock™
PLL
0
1
00 = 75MHz
01 = 100MHz
10 = 150MHz
(default)
11 = 300MHz
Q
nQ
XTAL_OUT
XTAL_IN
SSC_SEL0
nc
nc
nc
SSC_SEL1
1
2
3
4
5
6
7
8
F_SEL(1:0)
SSC_SEL(1:0)
Pullup:Pulldown
Pulldown:Pulldown
Clock Output
Control Logic
16
15
14
13
12
11
10
9
F_SEL1
GND
nPLL_SEL
nQ
Q
V
DD
F_SEL0
V
DD
16-Lead TSSOP
844441
16-Lead TSSOP, 4.4mm x 5.0mm Package
©2016 Integrated Device Technology, Inc.
1
Revison E, November 2, 2016

844441DMI-100LFT Related Products

844441DMI-100LFT 844441DMI-300LF 844441DMI-75LFT 844441DMI-75LF 844441DMI-100LF
Description SOIC-8, Reel SOIC-8, Tube SOIC-8, Reel SOIC-8, Tube SOIC-8, Tube
Brand Name Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to
Parts packaging code SOIC SOIC SOIC SOIC SOIC
package instruction SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25
Contacts 8 8 8 8 8
Manufacturer packaging code DCG8 DCG8 DCG8 DCG8 DCG8
Reach Compliance Code compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e3 e3 e3 e3 e3
length 4.9 mm 4.9 mm 4.9 mm 4.9 mm 4.9 mm
Humidity sensitivity level 1 1 1 1 1
Number of terminals 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Maximum output clock frequency 300 MHz 300 MHz 300 MHz 300 MHz 300 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP SOP
Encapsulate equivalent code SOP8,.25 SOP8,.25 SOP8,.25 SOP8,.25 SOP8,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260 260
power supply 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
Master clock/crystal nominal frequency 25 MHz 25 MHz 25 MHz 25 MHz 25 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V
Minimum supply voltage 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30
width 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Base Number Matches - 1 1 1 -
A set of PCB design engineer interview questions from the Internet. Test whether you can get 90 points?
[b][color=#0000ff]I. Fill in the blanks[/color][/b] 1. The interconnection lines on the PCB can be divided into () and () by type. 2. The two factors that cause crosstalk are () and (). 3. The three e...
okhxyyo PCB Design
Has anyone encountered this situation when buying a development board from TI Carnival+?
It has been so many days and the goods have not been shipped yet. The status is "[color=#555555][font="][size=15px]In Work at Fulfillment". Has anyone encountered this situation? [/size][/font][/color...
littleshrimp Wireless Connectivity
A Study on the Development of Wireless Communication IC Process Technology
Do you know the development of wireless communication IC process technology ?...
fighting RF/Wirelessly
[Award Ceremony] Passionate Competition Day - See who is the best!
The competition has been over for a while, and it’s time to give out awards for the exciting competition day - see who is the best !Event link: https://bbs.eeworld.com.cn/thread-299183-1-1.htmlThe fol...
EEWORLD社区 Electronics Design Contest
Talk about the feelings of DSP developers
[backcolor=white][size=4][color=#000000] I have been engaged in DSP development for several years. I have seen many friends are very interested in DSP development. I will write about my feelings about...
fish001 DSP and ARM Processors
Several concepts of ARM simulation JTAG/J-LINK/ULINK/ST-LINK and their differences
When it comes to ARM simulation, we must first know JTAG. JTAG (Joint Test Action Group) is an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Mos...
Jacktang DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1313  1615  2592  777  471  27  33  53  16  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号