EEWORLDEEWORLDEEWORLD

Part Number

Search

X25256V20I-2.5

Description
EEPROM, 32KX8, Serial, CMOS, PDSO20, PLASTIC, TSSOP-20
Categorystorage    storage   
File Size485KB,17 Pages
ManufacturerIC Microsystems Sdn Bhd
Download Datasheet Parametric View All

X25256V20I-2.5 Overview

EEPROM, 32KX8, Serial, CMOS, PDSO20, PLASTIC, TSSOP-20

X25256V20I-2.5 Parametric

Parameter NameAttribute value
MakerIC Microsystems Sdn Bhd
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts20
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum clock frequency (fCLK)5 MHz
JESD-30 codeR-PDSO-G20
length6.5 mm
memory density262144 bit
Memory IC TypeEEPROM
memory width8
Number of functions1
Number of terminals20
word count32768 words
character code32000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Parallel/SerialSERIAL
Certification statusNot Qualified
Maximum seat height1.2 mm
Serial bus typeSPI
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width4.4 mm
Maximum write cycle time (tWC)10 ms
This X25256 device has been acquired by
IC MICROSYSTEMS from Xicor; Inc.
Preliminary Information
256K
X25256
5MHz SPI Serial E
2
PROM with Block Lock
32K x 8 Bit
Protection
FEATURES
•5MHz Clock Rate
•Low Power CMOS
—<1µA standby current
—<5mA active current
•2.5V To 5.5V Power Supply
•SPI Modes (0,0 & 1,1)
•32K X 8 Bits
—64 byte page mode
•Block Lock
Protection
—Protect first page, first 2 pages, first 4 pages,
first 8 pages, 1/4, 1/2 or all of E
2PROM
array
•Programmable Hardware Write Protection
•Packages —8-
lead XBGA
—8-lead SOIC (JEDEC, EIAJ)
—20-lead TSSOP
DESCRIPTION
2
The X25256 is a CMOS 256K-bit serial E
PROM, inter-
nally organized as 32K x 8. The X25256 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in
(SI) and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing any
—In-circuit programmable ROM mode
•Built-In Inadvertent Write Protection
—Power-up/down protection circuitry
—Write enable latch
number of devices to share the same bus.
The X25256 also features two additional inputs that
provide the end user with added flexibility. By asserting
the HOLD input, the X25256 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The WP input can be used as a hardwire
input to the X25256 disabling all write attempts to the
status register, thus providing a mechanism for limiting
end user capability of altering first page, first 2 pages, 4
—Write protect pin
•Self-Timed Write Cycle
—5ms write cycle time (typical)
•High Reliability
—Endurance: 100,000 cycles
—Data Retention: 100 Years
—ESD protection: 2000V on all pins
pages, 8 pages, 0, 1/4, 1/2 or all of the memory.
FUNCTIONAL DIAGRAM
Status
Register
Write
Protect
32K Byte
Array
Logic
128
128 X 512
SO
SI
SCK
CS
Command
Decode
HOLD
And
Control
Logic
X-Decode
Protect
128
128 X 512
Logic
248
4
248 X 512
256 X 512
4 X 512
2 X 512
1 X 512
1 X 512
WP
Write
Control
And
Timing
Logic
2
1
1
64
8
Y Decode
Data Register
and Block Lock
Protection is a trademark of Xicor, Inc.
www.icmic.com
Characteristics subject to change without notice.
1 of 17
Another question, is the RTC built into STM32 stable?
Is the built-in RTC of STM32 stable? Is there a power-off backup area? Will it be disrupted when the power is turned on and off? Previous products using DS1302, 8583, 8563, etc. are prone to shock and...
amote stm32/stm8
[FPGA Learning Series - Example 2 - Stopwatch 1]
Verilog is not up to standard, not up to standard. Alas, I am a newbie playing with Verilog, and I have a lot of errors after writing a few sentences. :Cry: Fortunately, I have made it. At present, it...
ltbytyn FPGA/CPLD
ise configuration FPGA failed
Dear eeworld netizen, I am now using ISE to do an experiment. It is a very simple experiment, which is to light up the LED, and then use CDC to view the waveform of the LED. But there are many problem...
不足论 FPGA/CPLD
Henan Dongwei Electronic Materials Co., Ltd.
[align=left]Henan Dongwei Microelectronic Materials Co., Ltd. is a microelectronics enterprise jointly invested with state-owned capital. The company is committed to the research and development of co...
东微电子 Recruitment
[Show samples] + There are a lot of samples, this is the first time to show them
I applied for three types, but only got one IC for each. What I want to point out here is that QQ mailboxes and some free mailboxes seem to no longer be able to apply for samples. However, some school...
MrKingMCU TI Technology Forum
Show the process of WEBENCH design + clock design of multi-clock system
[i=s]This post was last edited by Electronic Micro Creative on 2014-8-9 20:20[/i] [font=Arial][size=5]In some projects, multiple clock drivers are required. For a video image processing system compose...
电子微创意 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 628  1774  1246  388  683  13  36  26  8  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号