L7C186CC12 datasheet, PDF - EEWORLD Datasheet

L7C186CC12: DescriptionStandard SRAM, 8KX8, 12ns, CMOS, CDIP28, 0.300 INCH, CERDIP-28; Categorystorage storage; File Size340KB，8 Pages; ManufacturerLOGIC Devices; Websitehttp://www.logicdevices.com/

Download Datasheet Parametric View All

L7C186CC12 Overview

Standard SRAM, 8KX8, 12ns, CMOS, CDIP28, 0.300 INCH, CERDIP-28

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LOGIC Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	28
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	12 ns
Other features	AUTOMATIC POWER-DOWN; FLASH CLEAR
JESD-30 code	R-GDIP-T28
length	36.83 mm
memory density	65536 bit
Memory IC Type	STANDARD SRAM
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of ports	1
Number of terminals	28
word count	8192 words
character code	8000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8KX8
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	5.08 mm
Minimum standby current	2 V
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication: [Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...; 雨夜很凉快 RF/Wirelessly

xilinx vivado xdc constraint syntax: 1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...; zxopenljx FPGA/CPLD

Put the computer in the desk: Some people don't like their PC 's installed peripherals and cables exposed . Usually they'd be hidden in the back , but this desk has a drawer that hides the PC .The best way to use a desk drawer as ...; 凯哥 Creative Market

Design of stepper motor driver based on GAL16V8 and ULN2003: [i=s]This post was last edited by paulhyde on 2014-9-15 04:17[/i] Share Share...; xiaoxiaoha Electronics Design Contest

Design and Implementation of Digital Video Conversion Interface Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

High score help: Has anyone used Application Verifier to detect memory leaks on WINCE?: I use Application Verifier on PC to detect memory leaks in applications on WINCE. I have connected to the device, but there is no detection item in the Test Settings column on the right side of the Ap...; hezudao Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components