CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR
APVV SERIES
: PRELIMINARY
FEATURES:
• Sub 1pS ( 12kHz - 20MHz )
• CMOS, PECL or LVDS Output
• Low Jitter
• Low Power
( 2.5, 3.3V )
• Wide Pull Range
APPLICATIONS:
• SONET, Fiber Channel, SERDES
HDTV, OBSAI, CPRI, PCI Express,
1394
5.0 x 7.0 x 1.8mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
Frequency Range
Operating Temperature
Storage Temperature
Frequency Pull Range
Pull Range Linearity
Overall Frequency Stability
Supply Voltage (Vdd)
Phase Jitter RMS
(12KHz-20MHz)
Period Jitter (peak to peak)
Tri-State Function
PECL
65mA max (for 38MHz<Fo<320MHz), 90mA max (320MHz<Fo<640MHz)
Supply Current (I
DD
)
Symmetry (Duty Cycle)
45% min, 50% typical, 55% max.
Output Logic High
V
DD
-1.025V min, V
DD
-0.880V max.
Output Logic Low
V
DD
-1.810V min, V
DD
-1.620V max.
Rise time
1.5ns max, 0.6nSec typical
Fall time
1.5ns max, 0.6nSec typical
CMOS
30mA max (38MHz<Fo<320MHz)
Supply Current
45% min, 50% typ, 55% max,
Symmetry (Duty Cycle)
Rise/ Fall Time
(0.3V ~ 3.0V w/15 pF load) 0.7nS Typ.; (20%-80% w/50Ω Load) 0.3nS Typ.
LVDS
45mA max(for 38MHz<Fo<320MHz), 70mA max (320MHz<Fo<640MHz)
Supply Current (I
DD
)
Output Clock Duty Cycle @ 1.25V
45% min, 50% typical, 55% max
Output Differential Voltage (V
OD
)
247mV min, 355mV typical, 454mV max
VDD Magnitude Change (∆V
OD
)
-50mV min, 50mV max
Output High Voltage
V
OH
= 1.6V max, 1.4V typical
Output Low Voltage
V
OL
= 0.9V min, 1.1V typical
Offset Voltage [R
L
= 100Ω]
V
OS
= 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Voltage[RL = 100Ω]
∆V
OS
= 0mV min, 3mV typical, 25mV max
Power-off Leakage (I
OXD
) [Vout=VDD or GND, VDD=0V]
±10µA max, ±1µA typical
Differential Clock Rise Time (t
r
) [R
L
=100Ω, CL=10pF]
0.7ns typical, 1.0ns max
Differential Clock Fall Time (t
f
) [R
L
=100Ω, CL=10pF]
0.7ns typical, 1.0ns max
ABRACON IS
ISO 9001 / QS 9000
ISO 9001:2008
CERTIFIED
38 MHz to 640 MHz
0°C to + 70°C (see options)
-55°C to +125°C
± 50 ppm (see options)
10% Max
± 50 ppm max. (see options)
2.25V to 3.63 (2.5V to 3.3V ± 10%)
0.5pS Typ, 1pS Max
20pS typ., 30pS max up to 320 MHz; 50pS typ., 70pS max 321MHz to 640MHz
For CMOS and LVDS
= "1" (VIH ³ 0.7* Vdd) or open: Oscillation;
"0" (VIL < 0.3* Vdd): No oscillation/Hi Z
For PECL (See TriState Pin Operation table) = P Option (Standard PECL OE)
"0" (VIL < 0.3* Vdd): or Open: Oscillation; "1" (VIH ³ 0.7* Vdd): No oscillation/Hi Z
P1 Option
= "1" (VIH ³ 0.7* Vdd) or open: Oscillation;
"0" (VIL < 0.3* Vdd): No oscillation/Hi Z
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR
APVV SERIES
PIN ASSIGNMENTS:
PIN #
1
2
3
4
5
6
NAME
Voltage Control
OE
GND
Q
Q
V
DD
DESCRIPTION
Voltage Control Input
Output Enable
Ground
PECL, LVDS, or CMOS Output
Complimentary PECL, LVDS, or NC
VDD Connection
: PRELIMINARY
5.0 x 7.0 x 1.8mm
| | | | | | | | | | | | | | |
TRI-STATE PIN OPERATION:
OUTPUT TYPE
PECL
(P)
LVDS & CMOS
(V, C)
PECL1
(P1)
PIN 1 LOGIC LEVEL*
0 (Default)
1
0
1 (Default)
1 (Default)
0
OUTPUT STATE
Enabled
Tri-state
Tri-state
Enabled
Enabled
Tri-state
*Connect to VDD from logic level "1", connect to ground for logic level "0".
OPTIONS AND PART IDENTIFICATION (Left blank if standard):
APVV - Frequency - Temperature - Frequency Stability - Output - Pull Range - Packaging
Temperature:
L
for -40°C to +85°C
Pull Range:
A
= ±100ppm
Packaging option:
T
for Tape and Reel
(1,000pcs/reel)
Stability options:
R
for ± 25 ppm max
S
for ± 20 ppm max
Output options:
P
= PECL
P1
= PECL1
V
= LVDS
C
= CMOS
OUTLINE DRAWING:
Dimensions: inch (mm)
Q1 2006 Availability currently limited to standard developed frequencies.
Please contact factory for more information.
ATTENTION:
Abracon Corporation’s products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon’s products are not
specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For
applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for
more information.
ABRACON IS
ISO 9001:2008
ISO 9001 / QS 9000
CERTIFIED
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
