EEWORLDEEWORLDEEWORLD

Part Number

Search

FT6164L-35DWMB

Description
Standard SRAM, 8KX8, 35ns, CMOS, CDIP28, 0.600 INCH, CERDIP-28
Categorystorage    storage   
File Size361KB,17 Pages
ManufacturerForce Technologies Ltd.
Download Datasheet Parametric View All

FT6164L-35DWMB Overview

Standard SRAM, 8KX8, 35ns, CMOS, CDIP28, 0.600 INCH, CERDIP-28

FT6164L-35DWMB Parametric

Parameter NameAttribute value
MakerForce Technologies Ltd.
Parts packaging codeDIP
package instructionDIP,
Contacts28
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum access time35 ns
JESD-30 codeR-GDIP-T28
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize8KX8
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.8928 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
FT6164
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 8/10/12/15/20/25/35/70/100 ns (Commercial)
– 10/12/15/20/25/35/70/100 ns(Industrial)
– 12/15/20/25/35/45/70/100 ns (Military)
Low Power Operation
Output Enable and Dual Chip Enable Control
Functions
Single 5V±10% Power Supply
Data Retention with 2.0V Supply, 10 µA Typical
Current (FT6164L Military)
ULTRA HIGH SPEED 8K x 8
STATIC CMOS RAMS
Common Data I/O
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 28-Pin 300 mil Plastic DIP, SOJ
– 28-Pin 600 mil Plastic DIP (70 & 100ns)
– 28-Pin 300 mil SOP (70 & 100ns)
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Ceramic DIP
– 28-Pin 350 x 550 mil LCC
– 32-Pin 450 x 550 mil LCC
– 28-Pin CERPACK
DESCRIPTION
The FT6164 is a 65,536-bit ultra high-speed static RAM
organised as 8K x 8. The CMOS memory requires no
clocks or refreshing and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply. With
battery backup, data integrity is maintained with supply
voltages down to 2.0V. Current drain is typically 10 µA
from a 2.0V supply.
Access times as fast as 8 nanoseconds are available,
permitting greatly enhanced system operating speeds.
The FT6164 is available in 28-pin 300 mil DIP and SOJ, 28-
pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil
LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.
The 70ns and 100ns FT6164s are available in the 600 mil
plastic DIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P5, P6, C5, C5-1, D5-1, D5-2),
SOJ (J5), CERPACK (F4), SOP(S6)
SEE PAGE 7 FOR LCC PIN CONFIGURATIONS
1519B
REV 1.6
1 of 17
Does the TMS320F28069 comparator have built-in hysteresis?
Does the TMS320F28069 comparator have built-in hysteresis?...
LHY Microcontroller MCU
Confusion of WINCE interrupt processing
I am using sangsun2440, which is claimed to be the development board of WINCE5.0 BSP. Now I am confused because of processing a key interrupt (corresponding to EINT19). The OEMinit function in BSP is ...
liuxin00738 Embedded System
Animation explains the concepts of oscilloscope triggering, storage depth, sampling rate, etc.
This video uses animation to explain the concepts of oscilloscope triggering, storage depth, sampling rate, etc. Although this video is not perfect, for example, when it first talks about triggering, ...
Micsig麦科信 Test/Measurement
LED dot matrix program, please help me
#includeunsigned char code tab[]={0x7f,0xbf,0xdf,0xef,0xf7,0xfb,0xfd,0xfe}; unsigned char code digittab[10][8]={{0x00,0x00,0x3e,0x41,0x41,0x41,0x3e,0x00}, //0 {0x00,0x00,0x00,0x00,0x21,0x7f,0x01,0x00}...
钱钱正太 51mcu
IQMath Chinese Manual.rar
IQMath Chinese Manual.rar...
安_然 DSP and ARM Processors
Regarding the initialization problem of ds18b20, my board is TQ2440. Why can’t it be initialized?
My PCLK is equal to 50MHZ Temp.h: #define Set18b20IOout() (rGPGCON = (rGPGCON & 0xFFFFFFFC)|0x01) #define Set18b20IOin() (rGPGCON &= 0xFFFFFFFC) #define Read18b20IO() ((rGPGDAT & 1) ? 1 : 0) #define W...
zcx2014 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 194  772  2154  1650  2517  4  16  44  34  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号