EEWORLDEEWORLDEEWORLD

Part Number

Search

PX041002P5055

Description
400 Series Buccaneer
File Size92KB,2 Pages
ManufacturerETC2
Download Datasheet View All

PX041002P5055 Overview

400 Series Buccaneer

BUCCANEER
400 Series Buccaneer
®
REAR PANEL MOUNTING CONNECTOR
Mates with PX0410
Rear panel mounting
Single hole fixing
Contacts supplied separately
4, 6 or 8 pole
PX0413/xxP
PX0413/xxS
PCB MOUNTING CONNECTOR
Mates with Flex Cable
connector PX0410
PCB mount panel plug &
socket
Straight PC spills
Supplied with Gold Plated
contacts
PX0413/xxP/PC PX0413/xxS/PC
4, 6 or 8 pole
Sockets
Contact Nos viewed from rear of panel
Pins
Contact Nos viewed from rear of panel
www.bulgin.co.uk
1
How can I verify whether the 495 communication port on my board is good or bad?
I only have one 485 port and I don't have an oscilloscope. How can I check if my 485 is good?...
面纱如雾 Microcontroller MCU
Why are the currents at pins 2 and 5 of AD844 not equal? ? ?
Why are the currents at pins 2 and 5 of AD844 not equal? ? ? The current at pin 2 is a variable current, while the current at pin 5 is a fixed current. What's going on? ?...
laifeipeng Analog electronics
[Video] One to Three - Juniu's Air Conditioner Internal and External Unit Solution
Anyone who has worked on air conditioners knows that most current solutions are to control the indoor and outdoor units through different motor control boards. [color=#222222][backcolor=rgb(238, 238, ...
qinkaiabc NXP MCU
[Book Recommendation] [24 Lessons to Learn C Language]. Liu Binbin & Sun Xiumei. Scanned version
[align=left][b][color=#525252][font=宋体][size=9.0pt]Chinese Name[/size][/font][/color][/b][color=#525252][font="][size=9.0pt]:[/size][/font][/color][color=#525252][font=宋体][size=9.0pt]Xuetong[/size][/f...
qinkaiabc Programming Basics
Syntax of Timing Constraints in UCF Files
Constraining UCF files and directly inputting from the Constrains Editor is the most convenient and direct way to add constraints. I have summarized the following commonly used syntaxes: 2 \- i: T u/ ...
eeleader FPGA/CPLD
【Design Tools】Using retiming to improve FPGA performance
Retiming is an intelligent process of moving and balancing registers backward and/or forward across combinatorial delay paths to obtain an optimum timing while maintaining the functional behavior of t...
sdjntl FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1136  1329  747  2037  1423  23  27  16  42  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号