XC2C64A-5PC44C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC2C64A-5PC44C

XC2C64A-5PC44C: DescriptionFlash PLD, 5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44; CategoryProgrammable logic devices Programmable logic; File Size187KB，16 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric Compare View All

XC2C64A-5PC44C Overview

Flash PLD, 5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44

XC2C64A-5PC44C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	XILINX
Parts packaging code	LCC
package instruction	16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44
Contacts	44
Reach Compliance Code	not_compliant
Other features	REAL DIGITAL DESIGN TECHNOLOGY
maximum clock frequency	333 MHz
In-system programmable	YES
JESD-30 code	S-PQCC-J44
JESD-609 code	e0
JTAG BST	YES
length	16.5862 mm
Humidity sensitivity level	3
Dedicated input times
Number of I/O lines	33
Number of macro cells	64
Number of terminals	44
Maximum operating temperature	70 °C
Minimum operating temperature
organize	0 DEDICATED INPUTS, 33 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
power supply	1.5/3.3,1.8 V
Programmable logic type	FLASH PLD
propagation delay	5 ns
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum supply voltage	1.9 V
Minimum supply voltage	1.7 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	16.5862 mm

XC2C64A-5PC44C Preview

CoolRunner-II CPLD Family

DS090 (v3.1) September 11, 2008

Product Specification

SSTL2_1,SSTL3_1, and HSTL_1 on 128

macrocell and denser devices

- Hot pluggable

PLA architecture

- Superior pinout retention

- 100% product term routability across function block

Wide package availability including fine pitch:

- Chip Scale Package (CSP) BGA, Fine Line BGA,

TQFP, PQFP, VQFP, and QFN packages

- Pb-free available for all packages

Design entry/verification using Xilinx and industry

standard CAE tools

Free software support for all densities using Xilinx®

WebPACK™ tool

Industry leading nonvolatile 0.18 micron CMOS

process

- Guaranteed 1,000 program/erase cycles

- Guaranteed 20 year data retention

Features

•

Optimized for 1.8V systems

- Industry’s fastest low power CPLD

- Densities from 32 to 512 macrocells

Industry’s best 0.18 micron CMOS CPLD

- Optimized architecture for effective logic synthesis

- Multi-voltage I/O operation — 1.5V to 3.3V

Advanced system features

- Fastest in system programming

1.8V ISP using IEEE 1532 (JTAG) interface

- On-The-Fly Reconfiguration (OTF)

- IEEE1149.1 JTAG Boundary Scan Test

- Optional Schmitt trigger input (per pin)

- Multiple I/O banks on all devices

- Unsurpassed low power management

DataGATE external signal control

- Flexible clocking modes

Optional DualEDGE triggered registers

Clock divider (÷ 2,4,6,8,10,12,14,16)

CoolCLOCK

- Global signal options with macrocell control

Multiple global clocks with phase selection per

macrocell

Multiple global output enables

Global set/reset

- Abundant product term clocks, output enables and

set/resets

- Efficient control term clocks, output enables and

set/resets for each macrocell and shared across

function blocks

- Advanced design security

- Open-drain output option for Wired-OR and LED

drive

- Optional bus-hold, 3-state or weak pullup on select

I/O pins

- Optional configurable grounds on unused I/Os

- Mixed I/O voltages compatible with 1.5V, 1.8V,

2.5V, and 3.3V logic levels on all parts

XC2C32A

Macrocells

Max I/O

(ns)

SYSTEM1

(MHz)

3.8

1.9

3.7

323

XC2C64A

4.6

2.0

3.9

263

•

Family Overview

Xilinx CoolRunner™-II CPLDs deliver the high speed and

ease of use associated with the XC9500/XL/XV CPLD fam-

ily with the extremely low power versatility of the XPLA3

family in a single CPLD. This means that the exact same

parts can be used for high-speed data communications/

computing systems and leading edge portable products,

with the added benefit of In System Programming. Low

power consumption and high-speed operation are com-

bined into a single family that is easy to use and cost effec-

tive. Clocking techniques and other power saving features

extend the users’ power budget. The design features are

supported starting with Xilinx ISE® 4.1i WebPACK tool.

Additional details can be found in

Further Reading,

page 14.

Table 1

shows the macrocell capacity and key timing

parameters for the CoolRunner-II CPLD family.

Table 1:

CoolRunner-II CPLD Family Parameters

XC2C128

128

100

5.7

2.4

4.2

244

XC2C256

256

184

5.7

2.4

4.5

256

XC2C384

384

240

7.1

2.9

5.8

217

XC2C512

512

270

7.1

2.6

5.8

179

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS090 (v3.1) September 11, 2008

Product Specification

www.xilinx.com

CoolRunner-II CPLD Family

Table 2:

CoolRunner-II CPLD DC Characteristics

XC2C32A

(μA), 0 MHz, 25°C (typical)

(mA), 50 MHz, 70°C (max)

is dynamic current.

XC2C64A

XC2C128

XC2C256

XC2C384

XC2C512

2.5

Table 2

shows key DC characteristics for the CoolRunner-II

family.

Table 3

shows the CoolRunner-II CPLD package offering

with corresponding I/O count. All packages are surface

mount, with over half of them being ball-grid technologies.

The ultra tiny packages permit maximum functional capacity

in the smallest possible area. The CMOS technology used

in CoolRunner-II CPLDs generates minimal heat, allowing

the use of tiny packages during high-speed operation.

With the exception of the Pb-free QF packages, there are at

least two densities present in each package with three in the

VQ100 (100-pin 1.0mm QFP), TQ144 (144-pin 1.4mm

QFP), and FT256 (256-ball 1.0mm spacing FLBGA). The

FT256 is particularly important for slim dimensioned porta-

ble products with mid- to high-density logic requirements.

Table 3:

CoolRunner-II CPLD Family Packages and I/O Count

XC2C32A

QFG32

(1)

VQ44

VQG44

(1)

QFG48

(1)

CP56

CPG56

(1)

VQ100

VQG100

(1)

CP132

CPG132

(1)

TQ144

TQG144

(1)

PQ208

PQG208

(1)

FT256

FTG256

(1)

FG324

FGG324

(1)

XC2C64A

XC2C128

100

XC2C256

106

118

173

184

XC2C384

118

173

212

240

XC2C512

173

212

270

Notes:

1. The letter "G" as the third character indicates a Pb-free package.

Table 4

details the distribution of advanced features across

the CoolRunner-II CPLD family. The family has uniform

basic features with advanced features included in densities

where they are most useful. For example, it is very unlikely

that four I/O banks are needed on 32 and 64 macrocell

parts, but very likely they are for 384 and 512 macrocell

parts. The I/O banks are groupings of I/O pins using any

one of a subset of compatible voltage standards that share

www.xilinx.com

DS090 (v3.1) September 11, 2008

Product Specification

CoolRunner-II CPLD Family

the same V

CCIO

level. (See

Table 5

for a summary of

CoolRunner-II CPLD I/O standards.)

Table 4:

CoolRunner-II CPLD Family Features

XC2C32A

IEEE 1532

I/O banks

Clock division

DualEDGE

Registers

DataGATE

LVTTL

LVCMOS33, 25,

18, and 15

(1)

SSTL2_1

SSTL3_1

HSTL_1

Configurable

ground

Quadruple data

security

Open drain outputs

Hot plugging

Schmitt Inputs

XC2C64A

✓

XC2C128

✓

XC2C256

✓

XC2C384

✓

XC2C512

✓

LVCMOS15 requires the use of Schmitt-trigger inputs.

Architecture Description

CoolRunner-II CPLD is a highly uniform family of fast, low

power CPLDs. The underlying architecture is a traditional

CPLD architecture combining macrocells into Function

Blocks (FBs) interconnected with a global routing matrix,

the Xilinx Advanced Interconnect Matrix (AIM). The FBs use

a Programmable Logic Array (PLA) configuration which

allows all product terms to be routed and shared among any

of the macrocells of the FB. Design software can efficiently

synthesize and optimize logic that is subsequently fit to the

FBs and connected with the ability to utilize a very high per-

centage of device resources. Design changes are easily

and automatically managed by the software, which exploits

the 100% routability of the Programmable Logic Array within

each FB. This extremely robust building block delivers the

industry’s highest pinout retention, under very broad design

conditions. The architecture is explained in more detail with

the discussion of the underlying FBs, logic and intercon-

nect.

The design software automatically manages these device

resources so that users can express their designs using

completely generic constructs without knowledge of these

architectural details. More advanced users can take advan-

tage of these details to more thoroughly understand the

software’s choices and direct its results.

Figure 1

shows the high-level architecture whereby FBs

attach to pins and interconnect to each other within the

internal interconnect matrix. Each FB contains 16 macro-

cells. The BSC path is the JTAG Boundary Scan Control

DS090 (v3.1) September 11, 2008

Product Specification

www.xilinx.com

CoolRunner-II CPLD Family

path. The BSC and ISP block has the JTAG controller and

In-System Programming Circuits.

BSC Path

Clock and Control Signals

Function

Block 1

I/O Pin

Function

Block n

MC1

MC2

16 FB

I/O Pin

MC1

MC2

I/O Blocks

PLA

AIM

PLA

I/O Pin

MC16

Direct Inputs

MC16

Direct Inputs

I/O Blocks

I/O Pin

JTAG

BSC and ISP

DS090_01_121201

Figure 1:

CoolRunner-II CPLD Architecture

Function Block

The CoolRunner-II CPLD FBs contain 16 macrocells, with

40 entry sites for signals to arrive for logic creation and con-

nection. The internal logic engine is a 56 product term PLA.

All FBs, regardless of the number contained in the device,

are identical. For a high-level view of the FB, see

Figure 2.

MC1

MC2

flexible, and very robust when compared to fixed or cas-

caded product term FBs.

Classic CPLDs typically have a few product terms available

for a high-speed path to a given macrocell. They rely on

capturing unused p-terms from neighboring macrocells to

expand their product term tally, when needed. The result of

this architecture is a variable timing model and the possibil-

ity of stranding unusable logic within the FB.

The PLA is different — and better. First, any product term

can be attached to any OR gate inside the FB macrocell(s).

Second, any logic function can have as many p-terms as

needed attached to it within the FB, to an upper limit of 56.

Third, product terms can be re-used at multiple macrocell

OR functions so that within a FB, a particular logical product

need only be created once, but can be re-used up to 16

times within the FB. Naturally, this plays well with the fitting

software, which identifies product terms that can be shared.

The software places as many of those functions as it can

into FBs, so it happens for free. There is no need to force

macrocell functions to be adjacent or any other restriction

save residing in the same FB, which is handled by the soft-

ware. Functions need not share a common clock, common

set/reset, or common output enable to take full advantage of

the PLA. Also, every product term arrives with the same

time delay incurred. There are no cascade time adders for

putting more product terms in the FB. When the FB product

term budget is reached, there is a small interconnect timing

penalty to route signals to another FB to continue creating

logic. Xilinx design software handles all this automatically.

DS090 (v3.1) September 11, 2008

Product Specification

PLA

Out

To AIM

MC16

Global

Set/Reset

Global

Clocks

DS090_02_101001

Figure 2:

CoolRunner-II CPLD Function Block

At the high level, the product terms (p-terms) reside in a

programmable logic array (PLA). This structure is extremely

www.xilinx.com

CoolRunner-II CPLD Family

resets, and output enables. Each macrocell flip-flop is con-

figurable for either single edge or DualEDGE clocking, pro-

viding either double data rate capability or the ability to

distribute a slower clock (thereby saving power). For single

edge clocking or latching, either clock polarity can be

selected per macrocell. CoolRunner-II CPLD macrocell

details are shown in

Figure 3.

Note that in

Figure 4,

stan-

dard logic symbols are used except the trapezoidal multi-

plexers have input selection from statically programmed

configuration select lines (not shown). Xilinx application

note XAPP376 gives a detailed explanation of how logic is

created in the CoolRunner-II CPLD family.

Macrocell

The CoolRunner-II CPLD macrocell is extremely efficient

and streamlined for logic creation. Users can develop sum

of product (SOP) logic expressions that comprise up to 40

inputs and span 56 product terms within a single function

block. The macrocell can further combine the SOP expres-

sion into an XOR gate with another single p-term expres-

sion. The resulting logic expression’s polarity is also

selectable. As well, the logic function can be pure combina-

torial or registered, with the storage element operating

selectably as a D or T flip-flop, or transparent latch. Avail-

able at each macrocell are independent selections of global,

function block level or local p-term derived clocks, sets,

From AIM

49 P-terms

To PTA, PTB, PTC of

other macrocells

4 P-terms

CTC, CTR,

CTS, CTE

PTA

Direct Input

from

I/O Block

Feedback

to AIM

PTB

PTC

PTA

CTS

GSR

GND

D/T

PLA OR Term

FIF

Latch

DualEDGE

To I/O Block

PTC

CTC

PTC

GCK0

GCK1

GCK2

PTA

CTR

GSR

GND

DS090_03_121201

Figure 3:

CoolRunner-II CPLD Macrocell

When configured as a D-type flip-flop, each macrocell has

an optional clock enable signal permitting state hold while a

clock runs freely. Note that Control Terms (CT) are available

to be shared for key functions within the FB, and are gener-

ally used whenever the exact same logic function would be

repeatedly created at multiple macrocells. The CT product

terms are available for FB clocking (CTC), FB asynchro-

nous set (CTS), FB asynchronous reset (CTR), and FB out-

put enable (CTE).

Any macrocell flip-flop can be configured as an input regis-

ter or latch, which takes in the signal from the macrocell’s

I/O pin, and directly drives the AIM. The macrocell combina-

tional functionality is retained for use as a buried logic node

if needed. F

Toggle

is the maximum clock frequency to which

a T flip-flop can reliably toggle.

Advanced Interconnect Matrix (AIM)

The Advanced Interconnect Matrix is a highly connected

low power rapid switch. The AIM is directed by the software

to deliver up to a set of 40 signals to each FB for the cre-

ation of logic. Results from all FB macrocells, as well as, all

pin inputs circulate back through the AIM for additional con-

nection available to all other FBs as dictated by the design

DS090 (v3.1) September 11, 2008

Product Specification

www.xilinx.com

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

XC2C64A-5PC44C Related Products

	XC2C64A-5PC44C	XC2C64A-7PC44C	XC2C64A-7PCG44C	XC2C64A-5PCG44C	XC2C32A-6PC44C	XC2C32A-6PC44I	XC2C32A-6PCG44I
Description	Flash PLD, 5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	Flash PLD, 7.5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	Flash PLD, 7.5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44	Flash PLD, 5ns, 64-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44	Flash PLD, 6ns, 32-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	Flash PLD, 6ns, 32-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	Flash PLD, 6ns, 32-Cell, CMOS, PQCC44, 16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44
Is it Rohs certified?	incompatible	incompatible	conform to	conform to	incompatible	incompatible	conform to
Maker	XILINX	XILINX	XILINX	XILINX	XILINX	XILINX	XILINX
Parts packaging code	LCC	LCC	LCC	LCC	LCC	LCC	LCC
package instruction	16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, PLASTIC, LCC-44	16.50 X 16.50 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, LCC-44
Contacts	44	44	44	44	44	44	44
Reach Compliance Code	not_compliant	not_compliant	unknown	unknown	not_compliant	not_compliant	unknown
Other features	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY	REAL DIGITAL DESIGN TECHNOLOGY
maximum clock frequency	333 MHz	200 MHz	200 MHz	333 MHz	300 MHz	300 MHz	300 MHz
In-system programmable	YES	YES	YES	YES	YES	YES	YES
JESD-30 code	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44
JESD-609 code	e0	e0	e3	e3	e0	e0	e3
JTAG BST	YES	YES	YES	YES	YES	YES	YES
length	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm
Humidity sensitivity level	3	3	3	3	3	3	3
Number of I/O lines	33	33	33	33	33	33	33
Number of macro cells	64	64	64	64	32	32	32
Number of terminals	44	44	44	44	44	44	44
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	85 °C	85 °C
organize	0 DEDICATED INPUTS, 33 I/O	0 DEDICATED INPUTS, 33 I/O	0 DEDICATED INPUTS, 33 I/O	0 DEDICATED INPUTS, 33 I/O	33 I/O	33 I/O	33 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225	225	245	245	225	225	245
power supply	1.5/3.3,1.8 V	1.5/3.3,1.8 V	1.5/3.3,1.8 V	1.5/3.3,1.8 V	1.5/3.3,1.8 V	1.5/3.3,1.8 V	1.5/3.3,1.8 V
Programmable logic type	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD
propagation delay	5 ns	7.5 ns	7.5 ns	5 ns	6 ns	6 ns	6 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.572 mm	4.572 mm	4.572 mm	4.572 mm	4.572 mm	4.572 mm	4.572 mm
Maximum supply voltage	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
Minimum supply voltage	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Matte Tin (Sn)	Matte Tin (Sn)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Matte Tin (Sn)
Terminal form	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30	30	30	30
width	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm	16.5862 mm

Recommended Resources

Motor overcurrent protection circuit

Using NE560B frequency shift keying signal demodulator circuit

Telephone off-hook indicator circuit diagram

JA1 type (1kVA) AC voltage regulator circuit

Three-button interlock electronic switch

Pulse generating circuit

5418a Parallel communication transfers 16 floating point numbers. There is a problem with timing. Please give me some advice.: Dual-computer communication, passing floating point numbers, using parallel port. The host determines the rising edge of P2.7 and reads data as follows: float TXD_float(void) {char tt[4];uchar i;//whi...; shzps Microcontroller MCU

Urgent! ! High score solution: How to package the driver into an MSI file in Plaform Builder 6.0?: The platform->Export Wizard... option provided by PB5.0 is no longer available. I have now packaged the Driver DLL into MSI through the Setup Wizard provided by VS2005. However, the problem is that I ...; zhaonash Embedded System

11.07 Another busy day begins:: 15.07 Another busy day begins;...; hchen Talking

LCD driver is giving me a headache: I have a question. I just graduated. I studied mechanics in college. When I joined the factory, the boss assigned me an electronic instrument project. It was very stressful. My question is: I use pic1...; yinxun stm32/stm8

[Raspberry Pi 3B+ Review] GCC Compiles HelloWorld & Lighting Program: [i=s]This post was last edited by donatello1996 on 2018-12-16 18:03[/i] [font=微软雅黑][size=5] The Raspbian system of Raspberry Pi 3B+ comes with the GCC compiler, which makes it very convenient to compi...; donatello1996 stm32/stm8

How to improve the hardware delivery cycle: Source: Hardware 100,000 Whys The lead time for most hardware cannot be shortened because some things have their own inherent cycles. When I was still working at Huawei, the most outrageous thing I he...; 赵玉田 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components