EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD4482161GF-A65

Description
Cache SRAM, 512KX16, 6.5ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
Categorystorage    storage   
File Size276KB,32 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric View All

UPD4482161GF-A65 Overview

Cache SRAM, 512KX16, 6.5ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100

UPD4482161GF-A65 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNEC Electronics
package instruction14 X 20 MM, PLASTIC, LQFP-100
Reach Compliance Codecompliant
Maximum access time6.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density8388608 bit
Memory IC TypeCACHE SRAM
memory width16
Number of functions1
Number of terminals100
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX16
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
DATA SHEET
MOS INTEGRATED CIRCUIT
μ
PD4482161, 4482181, 4482321, 4482361
8M-BIT CMOS SYNCHRONOUS FAST SRAM
FLOW THROUGH OPERATION
Description
The
μ
PD4482161 is a 524,288-word by 16-bit, the
μ
PD4482181 is a 524,288-word by 18-bit, the
μ
PD4482321 is a
262,144-word by 32-bit and the
μ
PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with
advanced CMOS technology using Full-CMOS six-transistor memory cell.
The
μ
PD4482161,
μ
PD4482181,
μ
PD4482321 and
μ
PD4482361 integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single
clock input (CLK).
The
μ
PD4482161,
μ
PD4482181,
μ
PD4482321 and
μ
PD4482361 are suitable for applications which require synchronous
operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In
the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.
The
μ
PD4482161,
μ
PD4482181,
μ
PD4482321 and
μ
PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness for high density and low capacitive loading.
Features
3.3 V or 2.5 V core supply
Synchronous operation
Operating temperature : T
A
= 0 to 70
°C
(-A65, -A75, -A85, -C75, -C85)
T
A
=
−40
to
+85 °C
(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs for flow through operation
All registers triggered off positive clock edge
3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4, /BWE (
μ
PD4482321,
μ
PD4482361)
/BW1, /BW2, /BWE (
μ
PD4482161,
μ
PD4482181)
Global write enable : /GW
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M14521EJ4V0DS00 (4th edition)
Date Published February 2006 NS CP(K)
Printed in Japan
The mark <R> shows major revised points.
2000
The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
Develop smart lights based on Gizwits Cloud platform and ESP8266
Smart light is a simple and common smart product with simple hardware circuit and simple program. Below we use esp8266 development board and Gizwits cloud to realize how to transform a traditional lig...
z3512641347 51mcu
Hart protocol implementation
Who has implemented the Hart protocol? Let's share....
linaiwen Embedded System
Ideal design for RF ranging
1. Radio frequency is a radio wave with a very high radio frequency. The transmission speed is as fast as the speed of light. Currently, mobile phones have 3G and the common 2.4 Hz technology. 2 Curre...
275133280 RF/Wirelessly
Is the energy obtained from burning fresh orange peels positive or negative?
Throw fresh orange peels into the oven At first, it absorbs heat and dries up. Then burn and release heat If we use this method of burning fresh orange peels to keep warm, can we achieve the ultimate ...
littleshrimp Talking
Urgent help CCS6.0 debugging failure
I am a beginner in microcontrollers and I use GRACE of CCS6.0 to program msp430fr5739. However, when I download the simple program, the following two problems occur. I searched the Internet for a long...
leileiziwei Microcontroller MCU
HPC46400EV20 development tools.
I need HPC46400EV20 development tool. Help me....
shhuikun Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 521  2005  1979  2464  2478  11  41  40  50  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号