W3H128M72E-400SBM datasheet, PDF

Datasheet> All Categories > storage> storage> W3H128M72E-400SBM

W3H128M72E-400SBM: DescriptionDDR DRAM, 128MX72, 1.35ns, CMOS, PBGA208, 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208; Categorystorage storage; File Size989KB，32 Pages; ManufacturerWhite Electronic Designs Corporation; Websitehttp://www.wedc.com/

Download Datasheet Parametric View All

W3H128M72E-400SBM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	W3H128M72E-400SBM	-	-	View	Buy Now

W3H128M72E-400SBM Overview

DDR DRAM, 128MX72, 1.35ns, CMOS, PBGA208, 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208

W3H128M72E-400SBM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	White Electronic Designs Corporation
package instruction	BGA, BGA208,11X19,40
Reach Compliance Code	unknown
access mode	MULTI BANK PAGE BURST
Maximum access time	1.35 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B208
memory density	9663676416 bit
Memory IC Type	DDR DRAM
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	208
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	128MX72
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA208,11X19,40
Package shape	RECTANGULAR
Package form	GRID ARRAY
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	0.055 A
Maximum slew rate	1.775 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM

Preview

Download Datasheet

View All

White Electronic Designs

W3H128M72E-XSBX

128M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package

FEATURES



Data rate = 667, 533, 400

Package:

• 208 Plastic Ball Grid Array (PBGA), 16 x 22mm

• 1.0mm pitch



Core Supply Voltage = 1.8V ± 0.1V

I/O Supply Voltage = 1.8V ± 0.1V - (SSTL_18

compatible)

Differential data strobe (DQS, DQS#) per byte

Internal, pipelined, double data rate architecture

4-bit prefetch architecture

DLL for alignment of DQ and DQS transitions with

clock signal

Eight internal banks for concurrent operation

(Per DDR2 SDRAM Die)

Programmable Burst lengths: 4 or 8

Auto Refresh and Self Refresh Modes

On Die Termination (ODT)

Adjustable data – output drive strength

Programmable CAS latency: 4, 5 or 6

* This product is subject to change without notice.



CK/CK# Termination options available

• 0 ohm, 20 ohm

Posted CAS additive latency: 0, 1, 2, 3 or 4

Write latency = Read latency - 1* t

Commercial, Industrial and Military Temperature

Ranges

Organized as 128M x 72

Weight: W3H128M72E-XSBX - 4 grams max

BENEFITS



56% space savings vs. FBGA

Reduced part count

50% I/O reduction vs FBGA

Reduced trace lengths for lower parasitic

capacitance

Suitable for hi-reliability applications

Thinner "NB" version of part is under development.

Only difference in the part will be the thickness is

3.97mm (0.156) max, a reduction of .68mm (.027)

FIGURE 1 – DENSITY COMPARISONS

CSP Approach (mm)

11.5

W3H128M72E-XSBX

14.0

FBGA

White Electronic Designs

W3H128M72E-XSBX

56%

50%

Area

I/O

Count

5 x 161mm

= 805mm

5 x 84 balls = 420 balls

352mm

208 Balls

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

September 2009

Rev. 6

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

White Electronic Designs

TABLE 1 – BALL DESCRIPTIONS

Symbol

ODT

Type

Input

Description

W3H128M72E-XSBX

On-Die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When

enabled, ODT is only applied to each of the following balls: DQ0–DQ71, LDM, UDM, LDQS, LDQS#, UDQS, and

UDQS#. The ODT input will be ignored if disabled via the LOAD MODE command.

Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing

of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the

crossings of CK and CK#.

Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the

DDR2 SDRAM. The speciﬁc circuitry that is enabled/disabled is dependent on the DDR2 SDRAM conﬁguration

and operating mode. CKE LOW provides PRECHARGE power-down mode and SELF-REFRESH action (all banks

idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for power-down entry, Power-down

exit, output disable, and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding

CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh.

CKE is an SSTL_18 input but will detect a LVCMO SLOW level once V

is applied during

ﬁ

rst power-up. After

REF

has become stable during the power on and initialization sequence, it must be maintained for proper

operation of the CKE receiver. For proper SELF-REFRESH operation, V

REF

must be maintained.

Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands

are masked when CS# is registered HIGH.

Command inputs: RAS#, CAS#, WE# (along with CS#) deﬁne the command being entered.

Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled

HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM

loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for

upper byte DQ8–DQ15, of each of U0-U4

Bank address inputs: BA0–BA2 deﬁne to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is

being applied. BA0–BA2 deﬁne which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the

LOAD MODE command.

Continued on next page

CK, CK#

Input

CKE

Input

CS#

RAS#, CAS#,

WE#

LDM, UDM

Input

BA0–BA2

Input

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

September 2009

Rev. 6

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

Recommended Resources

Wire break tester circuit

BA8207K (electric fan) infrared remote control receiving control circuit

Fault prevention method b when two power supplies are connected in series

Flyback converter circuit diagram using MAX630

Good linearity sawtooth wave generator circuit diagram

Overvoltage buffer protection circuit during IGBT switching process

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components