UPD42S16800LE-50 datasheet, PDF

UPD42S16800LE-50: DescriptionFast Page DRAM, 2MX8, 50ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28; Categorystorage storage; File Size1MB，30 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPD42S16800LE-50 Overview

Fast Page DRAM, 2MX8, 50ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28

Parameter Name	Attribute value
Maker	NEC Electronics
package instruction	SOJ,
Reach Compliance Code	unknown
access mode	FAST PAGE
Maximum access time	50 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
JESD-30 code	R-PDSO-J28
length	18.67 mm
memory density	16777216 bit
Memory IC Type	FAST PAGE DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	28
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	3.7 mm
self refresh	YES
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
width	10.16 mm

Help!!! The circuit of these 4 transistors???: Please help me find out what function this circuit has? ? UIN is about 4V AC, and I don't understand how the transistor is connected? ?...; chenye171 Embedded System

Domestic RISC-V chip onlookers: [i=s]This post was last edited by qwqwqw2088 on 2021-7-28 09:12[/i]Huami released Huangshan 2S, a wearable AI processor using dual-core RISC-V architecture. Its large core computing performance can su...; qwqwqw2088 Robotics Development

Why can't I install QuartusII? . . .: The laptop is 64-bit. I have installed it several times. It is always like this....; 天方破晓 FPGA/CPLD

【Book Collection】Digital System Design and VerilogHDL: Contents Chapter 1 Digital System and Digital System Design 1.1 Introduction 1.2 Design of Digital System 1.2.1 Top-down Design 1.2.2 Bottom-up Design 1.2.3 Forward Design and Reverse Design 1.3 EDA T...; wzt FPGA/CPLD

Switch Basics Lecture: Definition and Classification of Switches: Switches are closely related to our lives and are indispensable both in manufacturing sites and in daily life. Switches are controlled by external forces to mechanically switch electrical signals. Spe...; qwqwqw2088 Power technology

[BBB Quadcopter] ESC Progress Report 2: New post to summarize the problems encountered during debugging. As of today, two problems have been solved during debugging: 1. One problem is that there is a problem with the MOSFET drive of the low...; azhiking DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components