EEWORLDEEWORLDEEWORLD

Part Number

Search

LFD21892MDP1A141

Description
1850 MHz(Tx), 892 MHz(Rx), DUPLEXER
CategoryPassive components   
File Size48KB,2 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Download Datasheet Parametric View All

LFD21892MDP1A141 Online Shopping

Suppliers Part Number Price MOQ In stock  
LFD21892MDP1A141 - - View Buy Now

LFD21892MDP1A141 Overview

1850 MHz(Tx), 892 MHz(Rx), DUPLEXER

LFD21892MDP1A141 Parametric

Parameter NameAttribute value
each_compliYes
EU RoHS regulationsYes
stateActive
filter typeDUPLEXER
Receive insertion loss0.4000 dB
Send insertion loss0.6000 dB
jesd_609_codee3
Manufacturer SeriesLFD21892MDP1
Installation typeSURFACE MOUNT
DimensionsL2.0XB1.25XH0.9 (mm)/L0.079XB0.049XH0.035 (inch)
Receive center frequency892 MHz
terminal coatingTIN
Transmit center frequency1850 MHz
heigh0.9000 mm
length2 mm
width__mm_1.25
Microwave Components
Chip Multilayer Diplexers
1.6±0.1
(1)
0.15±0.10
0.8
-0.1
+0.2
0.25±0.15
0.6±0.1
1.6±0.1
A
(1)
(2)
(3)
0.15±0.10
0.8±0.1
0.6±0.1
(4)
(2)
(3)
0.15±0.10
Directional Input Mark
0.65±0.15 0.30
-0.15
+0.10
0.30
-0.15
+0.10
(1) : GND
(2) : P1 (*1)
(3) : P3 (*2)
(4) : P2 (*3)
DP3,5 Type
(*1) Higher Frequency Port
(*2) Common Port
(*3) Lower Frequency Port
DP4,6 Type
(*1) Lower Frequency Port
(*2) Common Port
(*3) Higher Frequency Port
(6)
(5)
(4)
0.50±0.05
0.2±0.1
A: Directional Input Mark
(1): P2 (*1)
(2)(4)(6): GND
(3): P1 (*2)
(5): P3 (*3)
LFD18_DP Series
LFD18_DPF Series
0.20
-0.15
+0.10
0.3±0.1
(*1) Lower Frequency Port
(*2) Higher Frequency Port
(*3) Common Port
(in mm)
All the technical data and information contained
herein are subject to change without prior notice.
(in mm)
2.0±0.15
1.6±0.1
A
(1)
(2)
(3)
1.25±0.1
0.15±0.10
0.8±0.1
(8)
Directional
Input Mark
(4)
0.3 +0.1
-0.2
+0.1
0.3 -0.15
0.6±0.1
(1)
(2)
(3)
0.90±0.1
(6)
(5)
(4)
(7)
(6)
(5)
0.35±0.1
0.2±0.15
0.65±0.05
A: Directional Input Mark
(1): P2 (*1)
(2)(4)(6): GND
(3): P1 (*2)
(5): P3 (*3)
+0.1
0.3 -0.15
0.3 +0.1
-0.2
(1)(2)(3)(5)(7): GND
(4): P1(
2)
(6): P3(
3)
(8): P2(
1)
LFD18_DPG Series
+0.10
0.20
-0.15
0.3±0.1
(*1) Higher Frequency Port
(*2) Lower Frequency Port
(*3) Common Port
(in mm)
LFD21_DP3 Series
(
1) Lower Frequency Port
(
2) Higher Frequency Port
(
3) Common Port
Terminal of "NC" should be fixed to the no connected pattern.
All the technical data and information contained
herein are subject to change without prior notice.
(in mm)
2.0±0.15
(1)
(2)
(3)
1.25±0.1
+0.1
0.3 -0.15
0.90±0.1
A
(1)
2.00±0.15
(2)
(3)
0.9±0.1
(7)
(6)
(5)
0.35±0.1
0.2±0.15
0.65±0.05
+0.1
0.3 -0.15
0.3 +0.1
-0.2
(1)(3)(5)(6)(7): GND
(2): P3(
3)
(4): P2(
2)
(8): P1(
1)
0.3 +0.1
-0.2
(6)
+0.10
(5)
(4)
A: Directional Input Mark
(1): P2 (*1)
(2)(4)(6): GND
(3): P1 (*2)
(5): P3 (*3)
(*1) Lower Frequency Port
(*2) Higher Frequency Port
(*3) Common Port
(in mm)
0.65±0.05
0.30
-0.15
LFD21_DP4 Series
(
1) Lower Frequency Port
(
2) Higher Frequency Port
(
3) Common Port
Terminal of "NC" should be fixed to the no connected pattern.
All the technical data and information contained
herein are subject to change without prior notice.
(in mm)
LFD21_DPH Series
0.35±0.10
0.20±0.15
2.0±0.15
(1)
(2)
(3)
1.25±0.1
+0.1
0.3 -0.15
0.95±0.1
(1)
2.0±0.15
(2)
(3)
1.25±0.1
+0.1
0.3 -0.15
+0.1
0.3
-0.2
(8)
(4)
(8)
0.3 +0.1
-0.2
(7)
(6)
(5)
0.35±0.1
0.2±0.15
0.65±0.05
+0.1
0.3 -0.15
0.3 +0.1
-0.2
(7)
(6)
(5)
0.35±0.1
0.2±0.15
0.65±0.05
(1) : P2(
1)
(2)(5)(7) : GND
(3) : P1(
2)
(4)(8) : NC
(6) : P3(
3)
+0.1
0.3 -0.15
0.3 +0.1
-0.2
(1): P2(
2)
(2)(5)(7): GND
(3): P1(
1)
(4)(8): NC
(6): P3(
3)
LFD21_DP1 Series
(
1) Lower Frequency Port
(
2) Higher Frequency Port
(
3) Common Port
Terminal of "NC" should be fixed to the no connected pattern.
All the technical data and Information contained
herein are subject to change without prior notice.
(in mm)
LFD21_DP2 Series
(
1) Lower Frequency Port
(
2) Higher Frequency Port
(
3) Common Port
Terminal of "NC" should be fixed to the no connected pattern.
All the technical data and information contained
herein are subject to change without prior notice.
(in mm)
Continued on the following page.
0.3 +0.1
-0.2
Directional
Input mark
(4)
(8)
Directional
Input Mark
(4)
1.25±0.15
Directional
Input Mark
8
0.95±0.1
!Note
• This PDF catalog is downloaded from the website of Murata Manufacturing co., ltd. Therefore, it’s specifications are subject to change or our products in it may be discontinued without advance notice. Please check with our
sales representatives or product engineers before ordering.
• This PDF catalog has only typical specifications because there is no space for detailed specifications. Therefore, please approve our product specifications or transact the approval sheet for product specifications before ordering.
10.12.17
Microwave Components
0.50±0.05
0.2±0.1
CD4013 two-way frequency division circuit
[color=#333333][font="][size=14px]I want to use CD4013 to build a two-way frequency divider. Since there is no CD4013 in Pspice, I used CD4013B. However, it cannot be divided into two directions in th...
xuzhifanxyz Analogue and Mixed Signal
Timer 1 is used as a serial port baud rate generator, with a simple source program
I am currently using timer 1 to experiment with the AT89C51 serial port baud rate generator. The program is as follows: #include#define uchar unsigned char #define uint unsigned int uchar g_ucReceived...
quansheng Embedded System
Did you know? China Mobile makes a net profit of 300 million every day! ! ! ! ! (Reposted)
Yesterday, China Mobile released its interim report showing that its revenue and net profit maintained steady growth, but the growth rate declined significantly, ending the "double-digit" growth rate ...
征服 Talking
wince jvm jsp tomcat
Question 1: Can anyone recommend a free jvm for wince? I googled but couldn't find any free ones. Question 2: How does wince support jsp? I found that wince only supports asp. Question 3: Is there a s...
gonnago1 Embedded System
Post some pictures of the plane!
Today I accidentally saw the photos I had saved on my computer. It was a Russian plane. It was hit so badly but still made an emergency landing. The quality is indeed better than the domestic craftsma...
spj2007 Talking
Analysis - VERILOG rising edge detection expression
always @(posedge clk)begin wrsigbuf= wrsig;wrsigrise=(~wrsigbuf)wrsig;end says that when wrsig goes from 0 to 1, wrsigrise is 1The analysis is as follows:When wrsig is 0, wrsigbuf and wrsigrise are bo...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1812  2854  399  1088  1252  37  58  9  22  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号