EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-1023002QXC

Description
Synchronous DRAM, 64MX48, 5.4ns, CMOS, CQFP128, CERAMIC, QFP-128
Categorystorage    storage   
File Size1MB,70 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962-1023002QXC Overview

Synchronous DRAM, 64MX48, 5.4ns, CMOS, CQFP128, CERAMIC, QFP-128

5962-1023002QXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeQFP
package instructionQFP,
Contacts128
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-CQFP-G128
JESD-609 codee4
length27.56 mm
memory density3221225472 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width48
Number of functions1
Number of ports1
Number of terminals128
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize64MX48
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFP
Package shapeRECTANGULAR
Package formFLATPACK
Certification statusNot Qualified
Maximum seat height5.61 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceGOLD
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationQUAD
width15.44 mm
Standard Products
UT8SDMQ64M40 2.5-Gigabit SDRAM MCM
UT8SDMQ64M48 3.0-Gigabit SDRAM MCM
Preliminary Datasheet
October 25, 2011
FEATURES
Organized as 64M x 40 (16Meg x 40 x 4 banks) and 64Meg
x 48 (16Meg x 48 x 4 banks)
Single JEDEC standard 3.3V power supply
PC100-compliant
Operation -40
o
C to +105
o
C
LVTTL compatible with multiplexed address
Fully synchronous; all signals registered on positive edge
of system clock
Internal pipelined operation; column address can be
changed every clock cycle
Programmable burst lengths: 1,2,4,8, or full page
Auto-precharge, includes concurrent auto precharge, and
auto-refresh mode
32ms, 8,192-cycle refresh
Operational environment:
- Total dose: 100 krad(Si)
- SEL Immune 111 MeV-cm
2
/mg
Package options:
128-lead Ceramic Quad Flatpack
Standard Microcircuit Drawing TBD
- UT8SDMQ64M40: 5962-10229
- UT8SDMQ64M48: 5962-10230
- QML Q and Q+ pending
INTRODUCTION
The UT8SDMQ64M40 and UT8SDMQ64M48 are high
performance, highly integrated Synchronous Dynamic Random
Access Memory (SDRAM) multi-chip modules (MCMs). Total
module density is 2,684,354,560 bits for the 2.5G device and
3,221,225,472 bits for the 3G device. Each bit bank is organized
as 8192 rows by 2048 columns.
Read and write accesses to the DRAM are burst oriented;
accesses start at a selected location and continue for a
programmed number of locations in a programmed sequence.
The programmable READ and WRITE burst lengths (BL) are
1, 2, 4, or 8 locations, or the full page, with a burst terminate
option.
Aeroflex’s SDRAMs are designed to operate at 3.3V. An auto-
refresh mode is provided, along with a power-saving, power-
down mode. All inputs and outputs are LVTTL compatible.
SDRAMs offer significant advances in DRAM operating
execution, including the capability to synchronously burst data
at a high data rate with automatic column-address generation,
to interleave between internal banks to mask precharging time,
and to randomly change column addresses on each clock cycle
during a burst access.
40
DQM5
48
U5
U4
U3
U2
8
8
8
DQM4
DQM3
DQM2
DQM1
DQM0
A[12:0]
BA[1:0]
CLK
CKE
RAS#
CAS#
WE#
CS#
15
U4
U3
U2
U1
8
8
DQM4
8
DQ[7:0](5)
DQ[7:0](4)
DQ[7:0](3)
8
DQ[47:40]
DQ[39:32]
DQ[31:24]
DQ[23:16]
DQ[15:8]
DQ[7:0]
DQ[7:0](4)
DQ[7:0](3)
8
DQ[39:32]
DQ[31:24]
DQ[23:16]
DQ[15:8]
DQ[7:0]
DQM3
DQM2
DQM1
DQM0
A[12:0]
BA[1:0]
CLK
CKE
RAS#
CAS#
WE#
CS#
15
DQ[7:0](2)
DQ[7:0](1)
8
U1
U0
SDRAM
16Meg x 8 x4
8
DQ[7:0](2)
8
U0
SDRAM
16Meg x 8 x4
DQ[7:0](1)
DQ[7:0](0)
DQ[7:0](0)
2.5Gigabit (64Mx40)
3.0Gigabit (64Mx48)
Figure 1. Block Diagrams
1
Hardware Development Engineer
Company Name: Dongguan Guangya Intelligent Technology Co., Ltd. Job title: Hardware Development Engineer Workplace: Unit 1706, Building 17, Jinying Building, No. 1 Jinying Road, Tianhe District, Guang...
光亚智能 Recruitment
Newbie seeking advice
I just learned dsp and finished the basics of interrupt EVA/B, but then I was confused and didn't know where to start. I would like to ask for your advice. Thank you....
liubuwei8888 DSP and ARM Processors
Digilent Shanghai recruits an engineer
[align=left][color=#333333][size=3]Digilent is recruiting an application engineer, working in Shanghai. [/size][/color][/align][align=left]Interested friends can [color=rgb(255, 0, 0)][size=4][b][url=...
eric_wang Recruitment
Experiment 9. Digital display experiment
The digital display using a single chip microcomputer should have a display device; the most widely used is the 7-segment digital tube. It is customary to say that it has 7 segments, but in fact it ha...
rain MCU
Good book sharing: "Example interpretation of 51 single-chip microcomputer complete learning and application"
Good book sharing, this is the best microcontroller learning book I have ever seen, everyone can take a look and know. http://product.dangdang.com/product.aspx?product_id=21066700ref=search-1-pub...
pheiedu MCU
Implementing Flash playback under WinCE
Has anyone implemented it before? How can I do it myself? The source code is so complicated that I don't know how to do it. I hope the seniors can guide me....
logics Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1269  82  1873  1048  2464  26  2  38  22  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号