DDU7-8497-4 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> DDU7-8497-4

Preview

DDU7-8497-4: DescriptionActive Delay Line, 1-Func, 10-Tap, True Output, DIP-14; Categorylogic logic; File Size144KB，1 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric View All

DDU7-8497-4 Overview

Active Delay Line, 1-Func, 10-Tap, True Output, DIP-14

DDU7-8497-4 Parametric

Parameter Name	Attribute value
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	QIP,
Contacts	14
Reach Compliance Code	compliant
JESD-30 code	R-XDIP-P14
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	10
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
programmable delay line	NO
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	MILITARY
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

Preview

Download Datasheet

View All

(Military Type)

Features:

r Completelyinterfacedfor TTL and DTL

application

r No externalcomponentsrequired

r P.C.

board spaceeconomyachieved

r Fits standard14 pins Dlp socket

I Operatesover full militarytemperature

range

Specifications:

r No.Taps: equally

10

spaced

taps

TestConditions:

r lnput

Pulse

Width:>15C./o totaldelav.

of

r Timedelay

measured 1.5V on rising

LOge.

@

I Unless

otherwise

specified

alltime-delavs

are

referenced input'of

to

delayline.

r Rise-time measured

is

from.75V to 2.4 V of

leading

edge.

I A l l m e a s u r e m emta d e V c c= 5 V ; T a : + 2 5 . C .

n s @

I TotalDelayTolerance:-r5o/o better.

or

or 2 NS whichever greater.

is

I Rise-time:4 typicaily

NS

I Temperature

coefficient:100ppMfC

I Temperature

range:-55.C to +125'C

r Supplyvoltage:4.5 5.5Vdc.

to

f Logic1 Inputcurrent:100pa max.

r Loglc 0 input current:-4 ma.max.

r Logic 1 V out: 2.5 V min.

rLogic0Vout:0.SVmax.

r Loglc 1 Fan-out:20/tap

max.

r Logic 0 Fan-out:10/tap

max.

t PowerDlssipailon:740 max.

MW

-8497-L

-8497-2

-8497-3

-8497-4

-8497-5

-8497-6

-8497-7

-8497'-8 '

DD[J7-8497-g

-8497-10

-8497-11

9

18

22.5

45'

100

150

200

250

300

400

500

z T . s

2 . 5T . 7

5 . 0T 1 . s

1 0 . 0+ 2 . 0

2 0 . oT 2 . 0

1 + . 4

Trpt 1 Z g

Fnt'.t!: t tt

r.s.o 2.0

T

2 s . oT 2 . 0

3 0 . 0T ' 3 . 0

4 0o T 4 . 0

.

s 0 . 0T s . 0

OATA

DELAYDEVICES

Inc. r 3gS LakeviewAvenue.Clifton, New Jersey 07011 (201)772-1106

r

r TWX 710.989_7008

7

Recommended Resources

Combination of source ground and emitter follower

Photovoltaic cell equivalent circuit diagram

Peak signal amplifier circuit for detecting pH value and radiation

Voltage monitoring circuit diagram

Flyback partial harmonic feedback converter circuit diagram

Phase signal generator circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components