SPN3402
N-Channel Enhancement Mode MOSFET
DESCRIPTION
The SPN3402 is the N-Channel logic enhancement mode
power field effect transistors are produced using high cell
density , DMOS trench technology.
This high density process is especially tailored to
minimize on-state resistance.
These devices are particularly suited for low voltage
application such as cellular phone and notebook
computer power management and other battery powered
circuits, and low in-line power loss are needed in a very
small outline surface mount package.
APPLICATIONS
Power Management in Note book
Portable Equipment
Battery Powered System
DC/DC Converter
Load Switch
DSC
LCD Display inverter
FEATURES
30V/2.8A,R
DS(ON)
= 58mΩ@V
GS
=10V
30V/2.3A,R
DS(ON)
= 65mΩ@V
GS
=4.5V
30V/1.5A,R
DS(ON)
= 105mΩ@V
GS
=2.5V
Super high density cell design for extremely low
R
DS (ON)
Exceptional on-resistance and maximum DC
current capability
SOT-23-3L package design
PIN CONFIGURATION ( SOT-23-3L )
PART MARKING
2010/11/02
Ver.3
Page 1
SPN3402
N-Channel Enhancement Mode MOSFET
PIN DESCRIPTION
Pin
1
2
3
ORDERING INFORMATION
Part Number
SPN3402S23RG
SPN3402S23RGB
Package
SOT-23-3L
SOT-23-3L
Part
Marking
A2YW
A2YW
Symbol
G
S
D
Description
Gate
Source
Drain
※
Week Code : A ~ Z( 1 ~ 26 ) ; a ~ z( 27 ~ 52 )
※
SPN3402S23RG : Tape Reel ; Pb – Free
※
SPN3402S23RGB : Tape Reel ; Pb – Free; Halogen - Free
ABSOULTE MAXIMUM RATINGS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Drain-Source Voltage
Gate –Source Voltage
Continuous Drain Current(T
J
=150
℃
)
Pulsed Drain Current
Continuous Source Current(Diode Conduction)
Power Dissipation
Operating Junction Temperature
Storage Temperature Range
Thermal Resistance-Junction to Ambient
T
A
=25℃
T
A
=70℃
T
A
=25℃
T
A
=70℃
Symbol
V
DSS
V
GSS
I
D
I
DM
I
S
P
D
T
J
T
STG
R
θJA
Typical
30
±12
4.0
2.8
10
1.25
1.25
0.8
150
-55/150
100
Unit
V
V
A
A
A
W
℃
℃
℃
/W
2010/11/02
Ver.3
Page 2
SPN3402
N-Channel Enhancement Mode MOSFET
ELECTRICAL CHARACTERISTICS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
Gate Leakage Current
Zero Gate Voltage Drain Current
On-State Drain Current
Drain-Source On-Resistance
Forward Transconductance
Diode Forward Voltage
Dynamic
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Time
Turn-Off Time
Symbol
Conditions
Min.
Typ
Max.
Unit
V
(BR)DSS
V
GS
=0V,I
D
=250uA
V
GS(th)
V
DS
=V
GS
,I
D
=250uA
I
GSS
I
DSS
I
D(on)
R
DS(on)
gfs
V
SD
V
DS
=0V,V
GS
=±12V
V
DS
=24V,V
GS
=0.0V
V
DS
=24V,V
GS
=0.0V
T
J
=55℃
V
DS
≧4.5V,V
GS
=10V
V
DS
≧4.5V,V
GS
=4.5V
V
GS
= 10V,I
D
=2.8A
V
GS
=4.5V,I
D
=2.3A
V
GS
=2.5V,I
D
=1.5A
V
DS
=4.5V,I
D
=2.8A
I
S
=1.25A,V
GS
=0V
30
0.8
1.6
±100
1
10
6
4
0.048
0.053
0.080
4.6
0.82
0.058
0.065
0.105
1.2
V
nA
uA
A
Ω
S
V
Q
g
Q
gs
Q
gd
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
V
DS
=15,V
GS
=4.5V
I
D
≡2.0A
V
DS
=15,V
GS
=0V
f =1MHz
4.2
0.6
1.5
350
55
41
2.5
2.5
20
4
6
nC
pF
V
DD
=15,R
L
=10Ω
V
GEN
=10V,R
G
=3Ω
ns
2010/11/02
Ver.3
Page 3
SPN3402
N-Channel Enhancement Mode MOSFET
TYPICAL CHARACTERISTICS
2010/11/02
Ver.3
Page 4
SPN3402
N-Channel Enhancement Mode MOSFET
TYPICAL CHARACTERISTICS
2010/11/02
Ver.3
Page 5
京公网安备 11010802033920号
EEWORLD
