EEWORLDEEWORLDEEWORLD

Part Number

Search

K6R1016V1C-TC20

Description
Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
Categorystorage    storage   
File Size307KB,11 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric Compare View All

K6R1016V1C-TC20 Overview

Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44

K6R1016V1C-TC20 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeTSOP2
package instruction0.400 INCH, TSOP2-44
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.B
Maximum access time20 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
JESD-609 codee0
length18.41 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width16
Number of functions1
Number of terminals44
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.005 A
Minimum standby current3 V
Maximum slew rate0.09 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm

K6R1016V1C-TC20 Preview

K6R1016V1C-C/C-L, K6R1016V1C-I/C-P
Document Title
64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.
for AT&T
CMOS SRAM
Revision History
Rev. No.
Rev. 0.0
Rev. 1.0
History
Initial release with Preliminary.
Release to Final Data Sheet.
1.1. Delete Preliminary.
1.2. Changed DC characteristics.
Item
I
CC
12ns
15ns
20ns
Added 48-fine pitch BGA.
Changed device part name for FP-BGA.
Item
Previous
Symbol
Z
ex) K6R1016V1C-Z -> K6R1016V1C-F
Changed device ball name for FP-BGA.
Previous
I/O1 ~ I/O8
I/O9 ~ I/O16
1. Added 10ns speed for FP-BGA only.
2. Changed Standby Current.
Item
Previous
Standby Current(Isb1)
0.3mA
3. Added Data Retention Characteristics.
Draft Data
Aug. 5. 1998
Sep. 7. 1998
Remark
Preliminary
Final
Previous
85mA
83mA
80mA
Changed
95mA
93mA
90mA
Sep. 17. 1998
Nov. 5. 1998
Changed
F
Final
Final
Rev. 2.0
Rev. 2.1
Rev. 2.2
Dec. 10. 1998
Changed
I/O9 ~ I/O16
I/O1 ~ I/O8
Mar. 2. 1999
Changed
0.5mA
Final
Rev. 3.0
Final
Rev. 3.1
Rev. 3.2
Added 10ns speed for all packages(44SOJ / 44TSOP2 / 48FPBGA)
Supply Voltage Change
1. Only 10ns Bin : 3.15V ~ 3.6V
2. The Rest Bin : 3.0V ~ 3.6V
V
IH
/V
IL
Change
Item
V
IH
V
IL
Previous
Min
2.0
-0.5
Max
V
CC
+0.5
0.8
Min
2.0
-0.3
Changed
Max
V
CC
+0.3
0.8
Apr. 24. 2000
Aug. 25. 2000
Final
Final
Rev. 3.3
Oct. 2. 2000
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions,
please contact the SAMSUNG branch office near your office, call or contact Headquarters.
-1-
Revision 3.3
October 2000
K6R1016V1C-C/C-L, K6R1016V1C-I/C-P
FEATURES
• Fast Access Time 10,12,15,20ns(Max.)
• Low Power Dissipation
Standby (TTL)
: 30mA(Max.)
(CMOS) : 5mA(Max.)
0.5mA(Max.) L-ver. only
Operating
*
K6R1016V1C-10: 105mA(Max.)
K6R1016V1C-12: 95mA(Max.)
K6R1016V1C-15: 93mA(Max.)
K6R1016V1C-20: 90mA(Max.)
• Single 3.3V Power Supply
• TTL Compatible Inputs and Outputs
• Fully Static Operation
- No Clock or Refresh required
• Three State Outputs
• 2V Minimum Data Retention: L-ver. only
• Center Power/Ground Pin Configuration
• Data Byte Control: LB: I/O
1
~ I/O
8
, UB: I/O
9
~ I/O
16
• Standard Pin Configuration:
K6R1016V1C-J: 44-SOJ-400
K6R1016V1C-T: 44-TSOP2-400BF
K6R1016V1C-F: 48-Fine pitch BGA with 0.75 Ball pitch
for AT&T
CMOS SRAM
64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)
GENERAL DESCRIPTION
The K6R1016V1C is a 1,048,576-bit high-speed Static Random
Access Memory organized as 65,536 words by 16 bits. The
K6R1016V1C uses 16 common input and output lines and has
at output enable pin which operates faster than address access
time at read cycle. Also it allows that lower and upper byte
access by data byte control (UB, LB). The device is fabricated
using SAMSUNG′s advanced CMOS process and designed for
high-speed circuit technology. It is particularly well suited for
use in high-density high-speed system applications. The
K6R1016V1C is packaged in a 400mil 44-pin plastic SOJ or
TSOP2 forward or 48-Fine pitch BGA.
FUNCTIONAL BLOCK DIAGRAM
Clk Gen.
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
I/O
1
~I/O
8
I/O
9
~I/O
16
ORDERING INFORMATION
K6R1016V1C-C10/C12/C15/C20
Commercial Temp.
Industrial Temp.
K6R1016V1C-I10/I12/I15/I20
Pre-Charge Circuit
Row Select
Memory Array
512 Rows
128x16 Columns
PIN FUNCTION
Pin Name
Data
Cont.
Data
Cont.
Gen.
CLK
A
9
A
10
A
11
A
12
A
13
A
14
A
15
Pin Function
Address Inputs
Write Enable
Chip Select
Output Enable
Lower-byte Control(I/O
1
~I/O
8
)
Upper-byte Control(I/O
9
~I/O
16
)
Data Inputs/Outputs
Power(+3.3V)
Ground
No Connection
I/O Circuit &
Column Select
A
0
- A
15
WE
CS
OE
LB
UB
I/O
1
~ I/O
16
WE
OE
UB
LB
CS
V
CC
V
SS
N.C
-2-
Revision 3.3
October 2000
K6R1016V1C-C/C-L, K6R1016V1C-I/C-P
PIN CONFIGURATION(TOP
VIEW)
1
2
3
for AT&T
CMOS SRAM
4
5
6
A
0
A
1
A
2
A
3
A
4
CS
I/O
1
I/O
2
I/O
3
1
2
3
4
5
6
7
8
9
44 A
15
43 A
14
42 A
13
41 OE
40 UB
39 LB
38 I/O
16
37 I/O
15
36 I/O
14
D
Vss
I/O4
N.C
A7
I/O12
Vcc
C
I/O2
I/O3
A5
A6
I/O11
I/O10
B
I/O1
UB
A3
A4
CS
I/O9
A
LB
OE
A0
A1
A2
N.C
I/O
4
10
Vcc 11
Vss 12
I/O
5
13
I/O
6
14
I/O
7
15
I/O
8
16
WE 17
A
5
18
A
6
19
A
7
20
A
8
21
N.C 22
SOJ/
TSOP2
35 I/O
13
34 Vss
33 Vcc
32 I/O
12
31 I/O
11
30 I/O
10
29 I/O
9
28 N.C
27 A
12
26 A
11
25 A
10
24 A
9
23 N.C
H
N.C
A8
A9
A10
A11
N.C
G
I/O8
N.C
A12
A13
WE
I/O16
F
I/O7
I/O6
A14
A15
I/O14
I/O15
E
Vcc
I/O5
N.C
N.C
I/O13
Vss
48-CSP
ABSOLUTE MAXIMUM RATINGS*
Parameter
Voltage on Any Pin Relative to V
SS
Voltage on V
CC
Supply Relative to V
SS
Power Dissipation
Storage Temperature
Operating Temperature
Commercial
Industrial
Symbol
V
IN
, V
OUT
V
CC
P
d
T
STG
T
A
T
A
Rating
-0.5 to 4.6
-0.5 to 4.6
1
-65 to 150
0 to 70
-40 to 85
Unit
V
V
W
°C
°C
°C
*
Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS
(T
A
= 0 to 70°C)
Parameter
Supply Voltage
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Symbol
V
CC
(1)
V
CC
(2)
V
SS
V
IH
V
IL
Min
3.15
3.0
0
2.0
-0.3
(4)
Typ
3.3
3.3
0
-
-
Max
3.6
3.6
0
V
CC
+0.3
(3)
0.8
Unit
V
V
V
V
V
(1) For K6R1016V1C-10 only.
(2) For all speed grades except K6R1016V1C-10.
(3) V
IH
(Max) = V
CC +
2.0V a.c(Pulse Width
8ns) for I
20mA
(4) V
IL
(Min) = -2.0V a.c(Pulse Width
8ns) for I
20mA.
-3-
Revision 3.3
October 2000
K6R1016V1C-C/C-L, K6R1016V1C-I/C-P
*
DC
for AT&T
CMOS SRAM
AND OPERATING CHARACTERISTICS*
(
T
A
=0 to 70°C, Vcc=3.3V+0.3V/-0.15V, unless otherwise specfied)
Parameter
Symbol
I
LI
I
LO
I
CC
Test Conditions
V
IN
=V
SS
to V
CC
CS=V
IH
or OE=V
IH
or WE=V
IL
V
OUT
=V
SS
to V
CC
Min. Cycle, 100% Duty
CS=V
IL,
V
IN
= V
IH
or V
IL,
I
OUT
=0mA
10ns
12ns
15ns
20ns
Min
-2
-2
-
-
-
-
-
Normal
L-Ver.
-
-
-
2.4
Max
2
2
105
95
93
90
30
5
0.5
0.4
-
V
V
mA
mA
Unit
µA
µA
mA
Input Leakage Current
Output Leakage Current
Operating Current
Standby Current
I
SB
I
SB1
Min. Cycle, CS=V
IH
f=0MHz, CS
≥V
CC
-0.2V,
V
IN
≥V
CC
-0.2V or V
IN
≤0.2V
I
OL
=8mA
I
OH
=-4mA
Output Low Voltage Level
Output High Voltage Level
V
OL
V
OH
* The above parameters are also guaranteed at industrial temperature range.
CAPACITANCE*
(T
A
=25°C, f=1.0MHz)
Item
Input/Output Capacitance
Input Capacitance
* Capacitance is sampled and not 100% tested.
Symbol
C
I/O
C
IN
Test Conditions
V
I/O
=0V
V
IN
=0V
MIN
-
-
Max
8
6
Unit
pF
pF
AC CHARACTERISTICS
(T
A
=0 to 70°C, Vcc=3.3V+0.3V/-0.15V, unless otherwise noted.)
TEST CONDITIONS*
Parameter
Input Pulse Levels
Input Rise and Fall Times
Input and Output timing Reference Levels
Output Loads
* The above test conditions are also applied at industrial temperature range.
Value
0V to 3V
3ns
1.5V
See below
Output Loads(A)
Output Loads(B)
for t
HZ
, t
LZ
, t
WHZ
, t
OW
, t
OLZ
& t
OHZ
R
L
= 50Ω
+3.3V
D
OUT
V
L
= 1.5V
Z
O
= 50Ω
30pF*
D
OUT
319Ω
353
5pF*
* Capacitive Load consists of all components of the
test environment.
* Including Scope and Jig Capacitance
-4-
Revision 3.3
October 2000
K6R1016V1C-C/C-L, K6R1016V1C-I/C-P
READ CYCLE*
Parameter
Read Cycle Time
Address Access Time
Chip Select to Output
Output Enable to Valid Output
UB, LB Access Time
Chip Enable to Low-Z Output
UB, LB Enable to Low-Z Output
Output Enable to Low-Z Output
Chip Disable to High-Z Output
Output Disable to High-Z Output
UB, LB Disable to High-Z Output
Output Hold from Address Change
Chip Selection to Power Up Time
Chip Selection to Power DownTime
Symbol
t
RC
t
AA
t
CO
t
OE
t
BA
t
LZ
t
BLZ
t
OLZ
t
HZ
t
OHZ
t
BHZ
t
OH
t
PU
t
PD
K6R1016V1C-10
Min
10
-
-
-
-
3
0
0
0
0
0
3
0
-
Max
-
10
10
5
5
-
-
-
5
5
5
-
-
10
K6R1016V1C-12
Min
12
-
-
-
-
3
0
0
0
0
0
3
0
-
Max
-
12
12
6
6
-
-
-
6
6
6
-
-
12
for AT&T
CMOS SRAM
K6R1016V1C-15
Min
15
-
-
-
-
3
0
0
-
-
-
3
0
-
Max
-
15
15
7
7
-
-
-
7
7
7
-
-
15
K6R1016V1C-20
Min
20
-
-
-
-
3
0
0
-
-
-
3
0
-
Max
-
20
20
9
9
-
-
-
9
9
9
-
-
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
* The above parameters are also guaranteed at industrial temperature range.
WRITE CYCLE*
Parameter
Write Cycle Time
Chip Select to End of Write
Address Set-up Time
Address Valid to End of Write
Write Pulse Width(OE High)
Write Pulse Width(OE Low)
UB, LB Valid to End of Write
Write Recovery Time
Write to Output High-Z
Data to Write Time Overlap
Data Hold from Write Time
End Write to Output Low-Z
Symbol
t
WC
t
CW
t
AS
t
AW
t
WP
t
WP1
t
BW
t
WR
t
WHZ
t
DW
t
DH
t
OW
K6R1016V1C-10
Min
10
7
0
7
7
10
7
0
0
5
0
3
Max
-
-
-
-
-
-
-
-
5
-
-
-
K6R1016V1C-12
Min
12
8
0
8
8
12
8
0
0
6
0
3
Max
-
-
-
-
-
-
-
-
6
-
-
-
K6R1016V1C-15
Min
15
9
0
9
9
15
9
0
0
7
0
3
Max
-
-
-
-
-
-
-
-
7
-
-
-
K6R1016V1C-20
Min
20
10
0
10
10
20
10
0
0
8
0
3
Max
-
-
-
-
-
-
-
-
9
-
-
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
* The above parameters are also guaranteed at industrial temperature range.
TIMMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1)
(Address Controlled
,
CS=OE=V
IL
, WE=V
IH
, UB, LB=V
IL
t
RC
Address
t
OH
Data Out
Previous Valid Data
t
AA
Valid Data
-5-
Revision 3.3
October 2000

K6R1016V1C-TC20 Related Products

K6R1016V1C-TC20 K6R1016V1C-JI20 K6R1016V1C-JC20 K6R1016V1C-FC20 K6R1016V1C-FI20 K6R1016V1C-TI20
Description Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44 Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44 Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44 Standard SRAM, 64KX16, 20ns, CMOS, PBGA48, 0.75 MM PITCH, FBGA-48 Standard SRAM, 64KX16, 20ns, CMOS, PBGA48, 0.75 MM PITCH, FBGA-48 Standard SRAM, 64KX16, 20ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG
Parts packaging code TSOP2 SOJ SOJ BGA BGA TSOP2
package instruction 0.400 INCH, TSOP2-44 SOJ, SOJ44,.44 SOJ, SOJ44,.44 TFBGA, BGA48,6X8,30 TFBGA, BGA48,6X8,30 TSOP2, TSOP44,.46,32
Contacts 44 44 44 48 48 44
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
Maximum access time 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns
I/O type COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-PDSO-G44 R-PDSO-J44 R-PDSO-J44 R-PBGA-B48 R-PBGA-B48 R-PDSO-G44
JESD-609 code e0 e0 e0 e0 e0 e0
length 18.41 mm 28.58 mm 28.58 mm 7 mm 7 mm 18.41 mm
memory density 1048576 bit 1048576 bit 1048576 bit 1048576 bit 1048576 bit 1048576 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 16 16 16 16 16 16
Number of functions 1 1 1 1 1 1
Number of terminals 44 44 44 48 48 44
word count 65536 words 65536 words 65536 words 65536 words 65536 words 65536 words
character code 64000 64000 64000 64000 64000 64000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 85 °C 70 °C 70 °C 85 °C 85 °C
organize 64KX16 64KX16 64KX16 64KX16 64KX16 64KX16
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 SOJ SOJ TFBGA TFBGA TSOP2
Encapsulate equivalent code TSOP44,.46,32 SOJ44,.44 SOJ44,.44 BGA48,6X8,30 BGA48,6X8,30 TSOP44,.46,32
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE SMALL OUTLINE GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH SMALL OUTLINE, THIN PROFILE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 3.76 mm 3.76 mm 1.2 mm 1.2 mm 1.2 mm
Maximum standby current 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A
Minimum standby current 3 V 3 V 3 V 3 V 3 V 3 V
Maximum slew rate 0.09 mA 0.09 mA 0.09 mA 0.09 mA 0.09 mA 0.09 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING J BEND J BEND BALL BALL GULL WING
Terminal pitch 0.8 mm 1.27 mm 1.27 mm 0.75 mm 0.75 mm 0.8 mm
Terminal location DUAL DUAL DUAL BOTTOM BOTTOM DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10.16 mm 10.16 mm 10.16 mm 6 mm 6 mm 10.16 mm

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1983  1017  1774  600  2849  40  21  36  13  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号