EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1024L-20J3C

Description
Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32
Categorystorage    storage   
File Size923KB,14 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C1024L-20J3C Overview

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

P4C1024L-20J3C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeSOJ
package instruction0.300 INCH, PLASTIC, SOJ-32
Contacts32
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time20 ns
JESD-30 codeR-PDSO-J32
JESD-609 codee0
length20.955 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX8
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height3.7592 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
P4C1024
HIGH SPEED 128K x 8
DUAL CHIP ENABLE
CMOS STATIC RAM
FEATURES
High Speed (Equal Access and Cycle Times)
— 15/20/25/35 ns (Commercial/Industrial)
— 20/25/35/45/55/70/85/100/120 ns (Military)
Single 5 Volts ±10% Power Supply
Easy Memory Expansion Using
CE
1,
CE
2
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Fast t
OE
Automatic Power Down
Packages
—32-Pin 300 mil DIP and SOJ
—32-Pin 400 mil SOJ
—32-Pin 600 mil Ceramic DIP
—32-Pin 400 mil Ceramic DIP
—32-Pin Solder Seal Flatpack
—32-Pin LCC (450 x 550 mil)
—32-Pin LCC (400 x 820 mil) [Two-Sided]
—32-Pin Ceramic SOJ
DESCRIPTION
The P4C1024 is a 1,048,576-bit high-speed CMOS
static RAM organized as 128Kx8. The CMOS memory
requires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times of 15 nanoseconds permit greatly en-
hanced system operating speeds. CMOS is utilized to
reduce power consumption to a low level. The P4C1024
is a member of a family of PACE RAM™ products offer-
ing fast access times.
The P4C1024 device provides asynchronous operations
with matching access and cycle times. Memory loca-
tions are specified on address pins A
0
to A
16
. Reading
is accomplished by device selection (CE
1
low and CE
2
high) and output enabling (OE) while write enable (WE)
remains HIGH. By presenting the address under these
conditions, the data in the addressed memory location
is presented on the data input/output pins. The input/
output pins stay in the HIGH Z state when either
CE
1
or
OE
is HIGH or
WE
or CE
2
is LOW.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
DIP (P300, C10, C11),
SOJ (J300, J400, CJ1),
LCC (L1),
SOLDER SEAL
FLATPACK (FS-3) SIMILAR
LCC (L6)
Document #
SRAM124
REV C
Revised December 2011
VS 2005 WinCE emulation environment establishment problem
I installed WinCE 4.2 EVC, and ActiveSync can perform WinCE simulation debugging in this environment. The program was transferred to the simulation environment by EVC itself, and then VS 2005 was inst...
eeworld000 Embedded System
Several articles on synchronous rectification
At present, the synchronous rectification technology of power supply is very mature. In many mass-produced products, various circuit structures such as forward, flyback, and half-bridge have used this...
zbz0529 Test/Measurement
About Digital Signal Processing on FPGA
I am studying digital signal processing in FPGA and would like to find some relevant information.[if gte mso 9]>MicrosoftInternetExplorer402DocumentNotSpecified7.8Normal0MicrosoftInternetExplorer402Do...
白丁 FPGA/CPLD
Several ways to solve the problem of insufficient code space in STM8
The development environment used is IAR 1. Increase the optimization level Project Options -> C/C++ compiler-> optimizations 2. If you use the ST driver library, find USE_FULL_ASSERT and disable it, w...
gglong77 stm32/stm8
Looking for a usbblaster driver for quartus 12.0
Please pack and send it to my email address, thank you [email]qz880818@sina.com[/email]...
CMika FPGA/CPLD
ESD laptop restart
When conducting an ESD test on the notebook C component, the notebook will restart. Does it affect the restart circuit?...
DELL_530 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 124  2489  2919  1678  2557  3  51  59  34  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号