DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD70433
V55PI
TM
16-BIT MICROPROCESSOR
DESCRIPTION
The
µ
PD70433 (V55PI) is a microprocessor in which a 16-bit CPU, RAM, serial interface, parallel interface, A/D
converter, timers, DMA controller, interrupt controller, etc., are integrated in a single chip.
The V55PI is software-compatible with the
µ
PD70320 and 70330 (V25
TM
and V35
TM
) single-chip microcontrollers. The
V55PI provides a migration path from the V25. It offers higher-level functions and higher performance, and is particularly
suitable for control of data processing systems associated with mechanical control, including printer and facsimile.
Detailed functions are described in the following user’s manuals, which should be read when carrying out
design work.
• V55PI User’s Manual Hardware
• V55PI User’s Manual Instruction
: U10514E
: U10231E
FEATURES
•
Internal 16-bit architecture, selectable external data bus width (16/8 bits)
•
Software compatible with V20
TM
and V30
TM
(native mode) and V25 and V35 (includes additional instructions)
•
Minimum instruction cycle: 160 ns/12.5 MHz (external 25 MHz)
125 ns/16 MHz (external 32 MHz)
•
Address space: 16M bytes:
1-Mbyte basic memory space
16-Mbyte extended memory space
•
Register file space (in on-chip RAM) : 512 bytes/16 register banks
•
I/O space : 64K bytes
•
Automatic wait control with memory space divided in variable sizes (max. 6 blocks)
•
I/O line (input ports: 11 bits, input/output ports: 42 bits)
•
DMA controller (DMAC): Max. 4-channel configuration possible
• Four DMA transfer modes (single transfer, demand release, single step, burst)
• Intelligent DMA modes 1 and 2
•
Serial interface: 2 channels
• Asynchronous mode (UART) or clocked mode (CSI) selectable
•
Parallel interface: 8 bits
• Centronics data input/output and general-purpose data input/output
•
A/D converter (8 bits): 4 channels
•
Real-time output port: 4 bits
×
2 channels or 8 bits
×
1 channel
•
PMW (Pulse Width Modulation) output function : 8 bits
The information in this document is subject to change without notice.
Document No. U11775EJ4V0DS00 (4th edition)
Previous No. IC-8257
Date Published November 1996 P
Printed in Japan
The mark
shows major revised points.
©
1995
µ
PD70433
•
Interrupt controller
• Programmable priority (4 levels)
• Three interrupt servicing methods
Vectored interrupt function, register bank switching function, macro service function
•
16-bit timer: 4 channels
•
Watchdog timer function
•
Software interval timer (16 bits)
•
Address field wait insertion function and RAS/CAS switchover timing generation function
•
DRAM and pseudo-SRAM refresh functions
•
Standby functions (STOP mode, HALT mode)
•
On-chip clock generator
APPLICATIONS
•
Control of data processing systems using serial or parallel communication
(Data processing terminals, printer, G3 facsimile, etc.)
ORDERING INFORMATION
Part Number
Package
120-pin
120-pin
132-pin
132-pin
120-pin
120-pin
Maximum Operating
Frequency (MHz)
12.5
16
12.5
16
12.5
16
µ
PD70433GD-12-5BB
µ
PD70433GD-16-5BB
µ
PD70433R-12
µ
PD70433R-16
µ
PD70433GJ-12-3EB
µ
PD70433GJ-16-3EB
plastic QFP (28
×
28 mm)
plastic QFP (28
×
28 mm)
ceramic PGA
ceramic PGA
plastic QFP (fine pitch) (20
×
20 mm)
plastic QFP (fine pitch) (20
×
20 mm)
2
µ
PD70433
PIN CONFIGURATION (TOP VIEW)
(1) 120-Pin Plastic QFP (28
×
28 mm), 120-pin plastic QFP (fine pitch) (20
×
20 mm)
µ
PD70433GD-xx-5BB
µ
PD70433GJ-xx-3EB
OPEN
DEX
RAS
IORD
IOWR
RD
WRL
WRH
ASTB
IC (L)
D8/D16
GND
V
DD
A23
A22
A21
A20
A19
A18
A17
A16
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
119 117 115 113 111 109 107 105 103 101 99 97 95 93 91
120 118 116 114 112 110 108 106 104 102 100 98 96 94 92
V
DD
BUSLOCK
HLDAK
HLDRQ
READY
POLL
CLKOUT
RESET
WDTOUT
V
DD
X1
X2
GND
REFRQ
P00
P01
P02
P03
P04
P05
P06
P07
GND
P10/NMI
P11/INTP0
P12/INTP1
P13/INTP2
P14/INTP3/TI
P15/INTP4
P16/INTP5
1
90
2
89
3
88
4
87
5
86
6
85
7
84
8
83
9
82
10
81
11
80
12
79
13
78
14
77
15
76
16
75
17
74
18
73
19
72
20
71
21
70
22
69
23
68
24
67
25
66
26
65
27
64
28
63
29
62
30
61
313233343536373839404142434445464748495051525354555657585960
AD6
AD5
AD4
AD3
AD2
AD1
AD0
IC (H)
GND
V
DD
TCE1
TCE0
DMAAK1
DMAAK0
P81/DMARQ1
P80/DMARQ0
V
DD
P77/RTPT7
P76/RTPT6
P75/RTPT5
P74/RTPT4
P73/RTPT3
P72/RTPT2
P71/RTPT1
P70/RTPT0
GND
AV
DD
AV
REF
P63/ANI3
P62/ANI2
Remark
IC: Internally Connected
Notes 1. The IC (H) pin should be connected to V
DD
with an external resistor (1 to 10 k
Ω
).
2. The IC (L) pin should be connected to GND with an external resistor (1 to 10 k
Ω
).
3. No connection should be made to the OPEN pin.
P20/PWM
P21/TO00
P22/TO01
P23/TO20
P24/TO21
P25/TO30
P30/T
X
D0/SB0/SO0
P31/R
X
D0/SB1/SI0
P32/T
X
C/SCK0
P33/CTS0
P34/T
X
D1/SO1
P35/R
X
D1/SI1
P36/SCK1/CTS1
V
DD
P40/PD0
P41/PD1
P42/PD2
P43/PD3
P44/PD4
P45/PD5
P46/PD6
P47/PD7
GND
P50/DATASTB
P51/ACK
P52/BUSY
V
DD
AV
SS
P60/ANI0
P61/ANI1
3
京公网安备 11010802033920号
EEWORLD
