EEWORLDEEWORLDEEWORLD

Part Number

Search

IXD1415GGB37R-G

Description
Fixed Positive LDO Regulator, 2 Output, 1.3V1, 1.8V2, CMOS, PDSO6, USPN-6
CategoryPower/power management    The power supply circuit   
File Size2MB,23 Pages
ManufacturerIXYS
Download Datasheet Parametric View All

IXD1415GGB37R-G Overview

Fixed Positive LDO Regulator, 2 Output, 1.3V1, 1.8V2, CMOS, PDSO6, USPN-6

IXD1415GGB37R-G Parametric

Parameter NameAttribute value
MakerIXYS
package instructionVSON,
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum drop-back voltage 10.36 V
Maximum drop-back voltage 20.2 V
Maximum input voltage6 V
Minimum input voltage1.8 V
JESD-30 codeS-PDSO-N6
length1.3 mm
Number of functions1
Output times2
Number of terminals6
Maximum output current 10.2 A
Maximum output current 20.2 A
Maximum output voltage 11.33 V
Minimum output voltage 11.27 V
Nominal output voltage 11.3 V
Maximum output voltage 21.836 V
Minimum output voltage 21.764 V
Nominal output voltage 21.8 V
Package body materialPLASTIC/EPOXY
encapsulated codeVSON
Package shapeSQUARE
Package formSMALL OUTLINE, VERY THIN PROFILE
Regulator typeFIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR
Maximum seat height0.4 mm
surface mountYES
technologyCMOS
Terminal formNO LEAD
Terminal pitch0.45 mm
Terminal locationDUAL
width1.3 mm
IXD1415
Dual LDO Regulator with ON/OFF Switch
FEATURES
o
o
o
o
o
Output Current up to 200 mA (300 mA max)
Dropout Voltage 95 mV @ I
OUT
= 100 mA, V
OUT
=
3.0 V
Operating Voltage Range 1.5 V – 6.0 V
Output Voltage Range from 0.8 V to 5.0 V with
0.05 V increments
Output Voltage Accuracy
± 1% @ V
OUT
> 2.0 V or ±20 mV
(A, B, E, F versions),
± 2% @ V
OUT
1.5 V, or ±30 mV
(C, D, G, H versions)
Low Power Consumption at 28
µA
per channel
Standby Current less than 0.1 µA typical
PSRR at 65 dB for f = 1 kHz
ON/OFF switch for each channel
Current Limit, and Short Circuit Protection
Load Capacitor Auto Discharge
Low ESR Ceramic Capacitor compatible
0
Operating Ambient Temperature - 40 + 85 C
Packages : SOT-26, USP-6C, and USPN-6
EU RoHS Compliant, Pb Free
o
o
o
o
o
o
o
o
o
o
APPLICATIONS
o
o
o
Mobile phones
Cameras, VCRs
Various portable equipment
DESCRIPTION
The IXD1415 is a highly accurate, CMOS dual output
LDO voltage regulator with low output noise, high
ripple rejection ratio, and low dropout. It allows create
extremely dense power supply circuit with two high-
speed voltage regulators in an ultra small USP-6C
package.
The IC consists of two identical circuits, each of
which contains reference voltage source, an error
amplifier, a phase compensation circuit, a driver
transistor, an over-current protection, and a load
capacitor’s discharge switch.
The output voltage for each regulator sets
independently by laser trimming, and it is selectable
in 0.05 V increments within a range from 0.8 to 5.0V.
The enable (EN) function allows set each channel
into standby mode independently, reducing current
consumption to less than 0.1
µA
and simultaneously
discharging load capacitor through the internal auto-
discharge switch located between V
OUT
and V
SS
pins,
setting quickly the V
OUT
pin voltage to the V
SS
level.
The internal phase compensation allows the IXD1415
operate with a low ESR ceramic output capacitor C
L
.
The excellent transient response maintains high level
of output stability even during frequent load
fluctuations.
The over current protection circuit (the current limiter
and the fold back circuit) is built-in.
A cross talk between channels, which causes a
problem during load fluctuations, is greatly reduced,
because both regulators are completely isolated.
The IXD1415 is available in SOT-26, USP-6C, and
USPN-6 packages.
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Cross Talk
IXD1415 (V
OUT1
= 3.3 V, V
OUT2
= 2.5 V
0
V
IN
= 4.2 V, Ta = 25 C, t
R
= t
F
= 5 µs, C
IN
= C
L1
= C
L2
= 1 µF, I
OUT2
= 0.1
50 mA
© 2013 IXYS Corp.
Characteristics subject to change without notice
1
Doc. No. IXD1415_DS, Rev. N0
Introduction to open source soft-core processors
[i=s]This post was last edited by leon1984 on 2014-5-5 13:40[/i] [p=26, null,left][color=#333333][font=Arial]The following content is excerpted from the book "Step by Step - Analysis of the Internal D...
leon1984 FPGA/CPLD
Let's see how to set up this clock tree to output a 50hz pulse.
[i=s] This post was last edited by Santa Claus on 2016-12-29 14:29 [/i] The code used is TIM3 O(∩_∩)O~...
圣诞老爹 Programming Basics
Is there any replacement for ATSAME51J20A?
Does anyone have any recommendations for domestic chips to replace ATSAME51J20A?...
gxxq Domestic Chip Exchange
TMS320C2801 Instruction Manual
...
sdjntl Microcontroller MCU
I have a problem with the address allocation of PC860. I am new here, please give me some advice.
Question: 1) How do the chip selects of PC860 correspond to the address allocation of peripherals? For example: CS0 is connected to bootrom, corresponding to 0xFFF0 0000---0xFFF3 FFFF, CS2 is connecte...
beyondboy Embedded System
Please advise on the IIC communication program of 51 single chip microcomputer
Can any friend give me some advice on how to write the IIC program for a single-chip microcomputer? I read the book but I don't understand what it is....
howard_lewes Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1742  2824  80  1425  2076  36  57  2  29  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号