EEWORLDEEWORLDEEWORLD

Part Number

Search

813N252AKI-04LF

Description
Clock Generator, 312.5MHz, CMOS, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2/-4, VFQFN-32
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size253KB,24 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

813N252AKI-04LF Online Shopping

Suppliers Part Number Price MOQ In stock  
813N252AKI-04LF - - View Buy Now

813N252AKI-04LF Overview

Clock Generator, 312.5MHz, CMOS, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2/-4, VFQFN-32

813N252AKI-04LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
package instructionVFQFN-32
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeS-XQCC-N32
length5 mm
Number of terminals32
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency312.5 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Master clock/crystal nominal frequency155.52 MHz
Maximum seat height1 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
VCXO Jitter Attenuator &
FemtoClock
®
NG Multiplier
ICS813N252I-04
DATA SHEET
General Description
The ICS813N252I-04 is a PLL based synchronous multiplier that is
optimized for PDH or SONET to Ethernet clock jitter attenuation and
frequency translation. The device contains two internal frequency
multiplication stages that are cascaded in series. The first stage is a
VCXO PLL that is optimized to provide reference clock jitter
attenuation. The second stage is a FemtoClock
®
NG frequency
multiplier that provides the low jitter, high frequency Ethernet output
clock that easily meets Gigabit and 10 Gigabit Ethernet jitter
requirements. Pre-divider and output divider multiplication ratios are
selected using device selection control pins. The multiplication ratios
are optimized to support most common clock rates used in PDH,
SONET and Ethernet applications. The VCXO requires the use of an
external, inexpensive pullable crystal. The VCXO uses external
passive loop filter components which allows configuration of the PLL
loop bandwidth and damping characteristics. The device is
packaged in a space-saving 32-VFQFN package and supports
industrial temperature range.
Features
Fourth generation FemtoClock® Next Generation (NG)
technology
One LVPECL output pair and one LVDS output pair
Each output supports independent frequency selection at 25MHz,
125MHz, 156.25MHz and 312.5MHz
Two differential inputs support the following input types: LVPECL,
LVDS, LVHSTL, SSTL, HCSL
Accepts input frequencies from 8kHz to 155.52MHz including
8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz,
125MHz and 155.52MHz
Attenuates the phase jitter of the input clock by using a low-cost
pullable fundamental mode VCXO crystal
VCXO PLL bandwidth can be optimized for jitter attenuation and
reference tracking using external loop filter connection
FemtoClock NG frequency multiplier provides low jitter, high
frequency output
Absolute pull range: 100ppm
FemtoClock NG VCO frequency: 625MHz
RMS phase jitter @ 125MHz, using a 25MHz crystal
(12kHz – 20MHz): 0.3ps (typical)
3.3V supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
Pin Assignment
XTAL_OUT
XTAL_IN
nCLK0
CLK0
nCLK1
CLK1
V
CCX
32 31 30 29 28 27 26 25
LF1
LF0
1
2
24
V
EE
V
CC
23 nQB
22
21
QB
V
CCO
ISET 3
V
EE
4
CLK_SEL
V
CC
5
6
20 nQA
19 QA
18
17
9
PDSEL_2
RESERVED 7
V
EE
8
10 11 12 13 14 15 16
ODBSEL_1
ODBSEL_0
ODASEL_1
PDSEL_1
PDSEL_0
V
CC
V
CCA
V
EE
ODASEL_0
ICS813N252I-04
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
ICS813N252AKI-04 REVISION A MAY 24, 2011
1
©2011 Integrated Device Technology, Inc.

813N252AKI-04LF Related Products

813N252AKI-04LF 813N252AKI-04LFT
Description Clock Generator, 312.5MHz, CMOS, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2/-4, VFQFN-32 Clock Generator, 312.5MHz, CMOS, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2/-4, VFQFN-32
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
package instruction VFQFN-32 VFQFN-32
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
JESD-30 code S-XQCC-N32 S-XQCC-N32
length 5 mm 5 mm
Number of terminals 32 32
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Maximum output clock frequency 312.5 MHz 312.5 MHz
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code HVQCCN HVQCCN
Package shape SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Master clock/crystal nominal frequency 155.52 MHz 155.52 MHz
Maximum seat height 1 mm 1 mm
Maximum supply voltage 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
width 5 mm 5 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
The troubles of upgrading your girlfriend to a wife
Dear Technical Support,   I need your help urgently. I recently upgraded from Girlfriend 7.0 to Wife 1.0 and discovered that the new program accidentally started the child-making program and took up a...
aabbcc Automotive Electronics
How to improve the anti-interference capability of I2C long-distance communication?
There is one host and six slaves, communicating with each other using I2C, and the transmission distance is about 20m. Why is the communication always unstable? Is there any way to improve the anti-in...
brain发烧友 51mcu
The problem of stable working point of amplifier circuit
The problem of stable working point of amplifier circuit1. The importance of the static operating point Q of the amplifier circuit   The performance of an amplifier circuit is closely related to the p...
fighting Analog electronics
Come and see the excitement of TI M3 DAY! Exclusive report from EEWORLD’s “special correspondent”!!
Haha, have you been attracted by my title? This is indeed an exclusive photo of TI M3 DAY provided by our forum friend mawenwei. At least from the photo, we can see that there are quite a lot of parti...
soso Microcontroller MCU
High performance power protection circuit
Abstract: For power products, protection circuits are indispensable. A high-performance protection circuit is essential to improve the overall performance of the power supply. This article proposes th...
zbz0529 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 316  1504  1437  2616  2184  7  31  29  53  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号