EEWORLDEEWORLDEEWORLD

Part Number

Search

BX80525U600512E

Description
Microprocessor, 32-Bit, 600MHz, CMOS
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size877KB,108 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric Compare View All

BX80525U600512E Overview

Microprocessor, 32-Bit, 600MHz, CMOS

BX80525U600512E Parametric

Parameter NameAttribute value
MakerIntel
package instruction,
Reach Compliance Codeunknown
ECCN code3A001.A.3
Address bus width36
bit size32
boundary scanYES
maximum clock frequency600 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeR-XXMA-X
low power modeYES
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
speed600 MHz
Nominal supply voltage2 V
surface mountNO
technologyCMOS
Terminal formUNSPECIFIED
Terminal locationUNSPECIFIED
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR

BX80525U600512E Preview

Pentium
®
III Processor for the SC242 at
450 MHz to 733 MHz
Datasheet
Product Features
s
s
s
s
s
Available in 733, 667, 600B, 600EB, and
533B MHz speeds suport a 133 MHz
system bus (‘B’ denotes support for a 133
MHz system bus; ‘E’ denotes support for
Advanced Transfer Cache and Advanced
System Buffering)
Available in 700, 650, 600E, 600, 550, 500,
and 450 MHz speeds support a 100 MHz
system bus (‘E’ denotes support for
Advanced Transfer Cache and Advanced
System Buffering)
Available in versions that incorporate
256 KB Advanced Transfer Cache (on-die,
full speed Level 2 (L2) cache with Error
Correcting Code (ECC)) or versions that
incorporate a discrete, half-speed, 512 KB
in-package L2 cache with ECC
Dual Independent Bus (DIB) architecture
increases bandwidth and performance over
single-bus processors
Internet Streaming SIMD Extensions for
enhanced video, sound and 3D
performance
s
s
s
s
s
s
s
s
s
Binary compatible with applications
running on previous members of the Intel
microprocessor line
Dynamic execution micro architecture
Power Management capabilities
— System Management mode
— Multiple low-power states
Intel Processor Serial Number
Optimized for 32-bit applications running
on advanced 32-bit operating systems
Single Edge Contact Cartridge (S.E.C.C.)
and S.E.C.C.2 packaging technology; the
S.E.C. cartridges deliver high performance
with improved handling protection and
socketability
Integrated high performance 16 KB
instruction and 16 KB data, nonblocking,
level one cache
Enables systems which are scaleable up to
two processors
Error-correcting code for System Bus data
The Pentium
®
III
processor is designed for high-performance desktops and for workstations and
servers. It is binary compatible with previous Intel Architecture processors. The Pentium
III
processor provides great performance for applications running on advanced operating systems
such as Windows* 98, Windows NT and UNIX*. This is achieved by integrating the best
attributes of Intel processors—the dynamic execution, Dual Independent Bus architecture plus
Intel MMX™ technology and Internet Streaming SIMD Extentions—bringing a new level of
performance for systems buyers. The Pentium
III
processor is scaleable to two processors in a
multiprocessor system and extends the power of the Pentium II processor with performance
headroom for business media, communication and internet capabilities. Systems based on
Pentium
III
processors also include the latest features to simplify system management and lower
the cost of ownership for large and small business environments. The Pentium
III
processor
offers great performance for today’s and tomorrow’s applications.
October 1999
Order Number:
244452-004
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not
intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
The Pentium
®
III processor may contain design defects or errors known as errata which may cause the product to deviate from published
specifcations. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-
548-4725 or by visiting Intel's website at http://www.intel.com.
Copyright © Intel Corporation, 1999
*Third-party brands and names are the property of their respective owners.
Datasheet
Pentium
®
III Processor for the SC242 at 450 MHz to 733 MHz
Contents
1.0
Introduction......................................................................................................................... 9
1.1
Terminology.........................................................................................................10
1.1.1 S.E.C.C.2 and S.E.C.C. Packaged Processor Terminology ..................10
1.1.2 Processor Naming Convention...............................................................11
Related Documents.............................................................................................11
Processor System Bus and V
REF .......................................................................................... 13
Clock Control and Low Power States..................................................................14
2.2.1 Normal State—State 1 ...........................................................................15
2.2.2 AutoHALT Powerdown State—State 2...................................................15
2.2.3 Stop-Grant State—State 3 .....................................................................15
2.2.4 HALT/Grant Snoop State—State 4 ........................................................16
2.2.5 Sleep State—State 5..............................................................................16
2.2.6 Deep Sleep State—State 6 ....................................................................16
2.2.7 Clock Control..........................................................................................17
Power and Ground Pins ......................................................................................17
Decoupling Guidelines ........................................................................................17
2.4.1 Processor VCC
CORE
Decoupling............................................................17
2.4.2 Processor System Bus AGTL+ Decoupling............................................18
Processor System Bus Clock and Processor Clocking .......................................18
Voltage Identification ...........................................................................................18
Processor System Bus Unused Pins...................................................................20
Processor System Bus Signal Groups ................................................................20
2.8.1 Asynchronous vs. Synchronous for System Bus Signals .......................21
2.8.2 System Bus Frequency Select Signal (BSEL0)......................................21
Test Access Port (TAP) Connection....................................................................23
Maximum Ratings................................................................................................24
Processor DC Specifications...............................................................................25
AGTL+ System Bus Specifications .....................................................................29
System Bus AC Specifications ............................................................................30
BCLK, PICCLK, and PWRGOOD Signal Quality Specifications and
Measurement Guidelines ....................................................................................39
AGTL+ and Non-AGTL+ Overshoot/Undershoot Specifications and
Measurement Guidelines ....................................................................................40
3.2.1 Overshoot/Undershoot Magnitude .........................................................40
3.2.2 Overshoot/Undershoot Pulse Duration...................................................41
3.2.3 Overshoot/Undershoot Activity Factor....................................................41
3.2.4 Reading Overshoot/Undershoot Specification Tables............................42
3.2.5 Determining if a System meets the Overshoot/Undershoot
Specifications .........................................................................................43
AGTL+ and Non-AGTL+ Ringback Specifications and Measurement
Guidelines ...........................................................................................................45
3.3.1 Settling Limit Guideline...........................................................................47
1.2
2.0
2.1
2.2
Electrical Specifications....................................................................................................13
2.3
2.4
2.5
2.6
2.7
2.8
2.9
2.10
2.11
2.12
2.13
3.0
3.1
3.2
Signal Quality Specifications ............................................................................................39
3.3
Datasheet
3
Pentium
®
III Processor for the SC242 at 450 MHz to 733 MHz
4.0
Thermal Specifications and Design Considerations......................................................... 48
4.1
Thermal Specifications........................................................................................ 49
4.1.1 Thermal Diode........................................................................................ 51
S.E.C.C. Mechanical Specifications.................................................................... 52
S.E.C.C.2 Mechanical Specification.................................................................... 59
S.E.C.C.2 Structural Mechanical Specification ................................................... 65
Processor Package Materials Information .......................................................... 67
Intel
®
Pentium
®
III Processor Signal Listing........................................................ 67
Intel
®
Pentium
®
III Processor Core Pad to Substrate Via Assignments .............. 76
5.6.1 Processor Core Pad Via Assignments (CPUID 067xh).......................... 76
5.6.2 Processor Core Signal Assignments (CPUID 067xh) ............................ 76
5.6.3 Processor Core Pad Via Assignments (CPUID 068xh).......................... 89
Introduction ......................................................................................................... 90
Fan Heatsink Mechanical Specifications............................................................. 90
6.2.1 Boxed Processor Fan Heatsink Dimensions .......................................... 90
6.2.2 Boxed Processor Fan Heatsink Weight.................................................. 92
6.2.3 Boxed Processor Retention Mechanism ................................................ 92
Fan Heatsink Electrical Requirements ................................................................ 93
6.3.1 Fan Heatsink Power Supply ................................................................... 93
Fan Heatsink Thermal Specifications.................................................................. 94
6.4.1 Boxed Processor Cooling Requirements ............................................... 94
Alphabetical Signals Reference .......................................................................... 95
Signal Summaries ............................................................................................. 102
5.0
S.E.C.C. and S.E.C.C.2 Mechanical Specifications......................................................... 52
5.1
5.2
5.3
5.4
5.5
5.6
6.0
Boxed Processor Specifications....................................................................................... 90
6.1
6.2
6.3
6.4
7.0
Intel
®
Pentium
®
III Processor Signal Description ............................................................. 95
7.1
7.2
4
Datasheet
Pentium
®
III Processor for the SC242 at 450 MHz to 733 MHz
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Second Level (L2) Cache Implementation ........................................................... 9
AGTL+ Bus Topology ..........................................................................................14
Stop Clock State Machine ...................................................................................14
BSEL[1:0] Example for a 100 MHz System Design
(100 MHz Processor Installed) ............................................................................22
BSEL[1:0] Example for a 100/133 MHz Capable System
(100 MHz Processor Installed) ............................................................................23
BSEL[1:0] Example for a 100/133 MHz Capable System
(133 MHz Processor Installed) ............................................................................23
BCLK, PICCLK, and TCK Generic Clock Waveform...........................................36
System Bus Valid Delay Timings ........................................................................36
System Bus Setup and Hold Timings..................................................................37
System Bus Reset and Configuration Timings....................................................37
Power-On Reset and Configuration Timings.......................................................37
Test Timings (TAP Connection) ..........................................................................38
Test Reset Timings .............................................................................................38
BCLK and PICCLK Generic Clock Waveform .....................................................39
Maximum Acceptable AGTL+ and Non-AGTL+ Overshoot/Undershoot
Waveform ............................................................................................................45
Low to High AGTL+ and Non-AGTL+ Receiver Ringback Tolerance .................47
Signal Overshoot/Undershoot, Settling Limit, and Ringback ..............................47
S.E.C.Cartridge — 3-Dimensional View..............................................................48
S.E.C.Cartridge 2 — Substrate View ..................................................................49
Processor Functional Die Layout (CPUID 068xh) ...............................................50
S.E.C.C. Packaged Processor — Multiple Views................................................52
S.E.C.C. Packaged Processor — Extended Thermal Plate Side Dimensions ....53
S.E.C.C. Packaged Processor — Bottom View Dimensions...............................53
S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate Lug,
and Cover Lug Dimensions .................................................................................54
S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate,
and Cover Detail Dimensions (Reference Dimensions Only)..............................55
S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment
Detail Dimensions ...............................................................................................56
S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment
Detail Dimensions, Continued .............................................................................57
S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions .57
S.E.C.C. Packaged Processor Substrate — Edge Finger Contact
Dimensions, Detail A ...........................................................................................58
Intel
®
Pentium® III Processor Markings (S.E.C.C. Packaged Processor)...........58
S.E.C.C.2 Packaged Processor — Multiple Views..............................................59
S.E.C.C.2 Packaged Processor Assembly — Primary View...............................60
S.E.C.C.2 Packaged Processor Assembly — Cover View with Dimensions ......60
S.E.C.C.2 Packaged Processor Assembly — Heat Sink Attach Boss Section ...61
S.E.C.C.2 Packaged Processor Assembly — Side View ....................................61
Detail View of Cover in the Vicinity of the Substrate Attach Features.................61
S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact
Dimensions..........................................................................................................62
S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact
Dimensions (Detail A)..........................................................................................62
Datasheet
5

BX80525U600512E Related Products

BX80525U600512E BX80525U500512E BX80525U533512E
Description Microprocessor, 32-Bit, 600MHz, CMOS Microprocessor, 32-Bit, 500MHz, CMOS Microprocessor, 32-Bit, 533MHz, CMOS
Maker Intel Intel Intel
Reach Compliance Code unknown unknown unknown
ECCN code 3A001.A.3 3A001.A.3 3A001.A.3
Address bus width 36 36 36
bit size 32 32 32
boundary scan YES YES YES
maximum clock frequency 600 MHz 500 MHz 533 MHz
External data bus width 64 64 64
Format FLOATING POINT FLOATING POINT FLOATING POINT
Integrated cache YES YES YES
JESD-30 code R-XXMA-X R-XXMA-X R-XXMA-X
low power mode YES YES YES
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified
speed 600 MHz 500 MHz 533 MHz
Nominal supply voltage 2 V 2 V 2 V
surface mount NO NO NO
technology CMOS CMOS CMOS
Terminal form UNSPECIFIED UNSPECIFIED UNSPECIFIED
Terminal location UNSPECIFIED UNSPECIFIED UNSPECIFIED
uPs/uCs/peripheral integrated circuit type MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR
Domestic oil price circuit
Circuits can also be used for spoofs. Here is the previous one: [url=https://bbs.eeworld.com.cn/thread-454367-1-1.html]Why are the output waveforms different? (For entertainment only)[/url] [font=Micr...
ljj3166 Talking
List of basic instruments and main components for the 2011 National Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:47[/i] 2011120MHzX60MHz1Hz~1MHz1MHz~30MHz1mV 10 MHzDDS100 MHz100PLD20MHz...
jishuaihu Electronics Design Contest
Ultrasonic transmitter and receiver
Are there positive and negative ultrasonic transmitter and receiver transducers? ? ? ?...
常见泽1 RF/Wirelessly
Can Keil debug two STM32s online at the same time?
As above, please help...
syn222 stm32/stm8
Beginner's confusion
I am going to start learning 430 this year. I only have a little knowledge of MCU before, so I feel no pressure to learn it. I have a good understanding of C language, not thoroughly, but I feel it is...
afuyuan Microcontroller MCU
PS1 Modchip using micropython
Modchip for PS1 game console made using ESP8266 and micropython.[hide]https://github.com/ColdHeat/PsNeePy[/hide]...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1830  1416  756  1246  1844  37  29  16  26  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号