D65ZOV421RA150 datasheet, PDF - EEWORLD Datasheet

D65ZOV421RA150: DescriptionVaristor, 560V, 430J, Through Hole Mount, RADIAL LEADED; CategoryPassive components The resistor; File Size82KB，1 Pages; ManufacturerMaida Development Company

Download Datasheet Parametric View All

D65ZOV421RA150 Overview

Varistor, 560V, 430J, Through Hole Mount, RADIAL LEADED

Parameter Name	Attribute value
Maker	Maida Development Company
package instruction	RADIAL LEADED
Reach Compliance Code	compliant
ECCN code	EAR99
Circuit maximum DC voltage	560 V
Circuit RMS maximum voltage	420 V
Maximum energy absorption capacity	430 J
JESD-609 code	e3
Manufacturer's serial number	D65ZOV421RA150
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Package shape	DISK PACKAGE
Resistor type	VARISTOR
surface mount	NO
Terminal surface	TIN
Terminal location	RADIAL
Terminal shape	WIRE

The data has been burned into FLASH, so why can't it run offline?: Why is there no one helping me?...; lc258 Microcontroller MCU

Serial communication between CPLD and AD chip: I am a newbie, and I want to ask you all the seniors, now I need to use ALTERA's MAXV CPLD to drive the ADS8325 chip, serial communication, the data is 16 bits, do I need to use Verilog to write a com...; duanxianzhuang FPGA/CPLD

What is the cause of this? Is it a circuit problem?: The following picture is a picture of the key display board, which uses TM1721 for LCD display and key scanning. However, in actual use, it feels that the anti-interference ability of this chip is ver...; ena PCB Design

ARM development steps: 1. Make a minimum system board: If you have never done ARM development, it is recommended that you do not be greedy and complete all applications at the beginning, because the startup method of ARM is...; 呱呱 MCU

Phase-Locked Loop (PLL): [size=4]PLL can be used to provide chip clock, which is controlled by PLLSTAT (PLL status register), which is controlled by the 9th bit and is used to read the connection bit of PLL. When the 8th bit ...; Jacktang Analogue and Mixed Signal

There is a problem with EDK11 running the official experiment lab5: Since I installed the ISE11 suite, I have been working day and night to learn the software;P, who says I am easily tempted by new things. Then I ran the official EDK experiment in SPARTAN3e, that is, ...; denis22380978 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components