EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD703033AY

Description
V850/SB1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS
File Size314KB,56 Pages
ManufacturerNEC ( Renesas )
Websitehttps://www2.renesas.cn/zh-cn/
Download Datasheet View All

UPD703033AY Overview

V850/SB1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS

DATA SHEET
µ
PD703031A, 703031AY, 703033A,
703033AY, 70F3033A, 70F3033AY
V850/SB1
32-/16-BIT SINGLE-CHIP MICROCONTROLLERS
TM
MOS INTEGRATED CIRCUIT
DESCRIPTION
The
µ
PD703031A, 703031AY, 703033A, 703033AY, 70F3033A, and 70F3033AY (V850/SB1) are 32-/16-bit
single-chip microcontrollers of the V850 Family
TM
for AV equipment. 32-bit CPU, ROM, RAM, timer/counters, serial
interfaces, A/D converter, DMA controller, and so on are integrated on a single chip.
The
µ
PD70F3033A and 70F3033AY have flash memory in place of the internal mask ROM of the
µ
PD703033A
and 703033AY. Because flash memory allows the program to be written and erased electrically with the device
mounted on the board, these products are ideal for the evaluation stages of system development, small-scale
production, and rapid development of new products.
Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before
designing.
TM
V850/SB1, V850/SB2 User’s Manual Hardware: U13850E
V850 Family User’s Manual Architecture:
U10243E
FEATURES
{
Number of instructions: 74
{
Minimum instruction execution time: 50 ns (@ internal 20 MHz operation)
{
General-purpose registers: 32 bits
×
32 registers
{
Instruction set: Signed multiplication, saturation operations, 32-bit shift instructions, bit manipulation instructions,
load/store instructions
{
Memory space: 16 MB linear address space
{
Internal memory ROM: 128 KB (
µ
PD703031A, 703031AY: mask ROM)
256 KB (
µ
PD703033A, 703033AY: mask ROM)
256 KB (
µ
PD70F3033A, 70F3033AY: flash memory)
RAM: 12 KB (
µ
PD703031A, 703031AY)
16 KB (
µ
PD703033A, 703033AY, 70F3033A, 70F3033AY)
{
Interrupt/exception:
µ
PD703031A, 703033A, 70F3033A (external: 8, internal: 30 sources, exception: 1 source)
µ
PD703031AY, 703033AY, 70F3033AY (external: 8, internal: 31 sources, exception: 1 source)
{
I/O lines Total: 83
{
Timer/counters: 16-bit timer (2 channels: TM0, TM1)
8-bit timer (6 channels: TM2 to TM7)
{
Watch timer: 1 channel
{
Watchdog timer: 1 channel
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. U14734EJ1V0DS00 (1st edition)
Date Published April 2000 N CP(K)
Printed in Japan
©
2000

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1209  1548  2462  1065  2022  25  32  50  22  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号