iC-MR
13-BIT S&H SIN/COS
preliminar y
Rev A1, Page 1/44
INTERPOLATOR WITH CONTROLLER INTERFACES
FEATURES
o
Fast 13-bit sine-to-digital conversion within 2 µs
o
Precision PGA for differential and single-ended signals of
up to 500 kHz
o
Voltage or current input mode with signal monitoring
o
Adjustable signal conditioning for offset, amplitude, and phase
o
Input signal stabilization through LED or MR bridge current
control of up to 50 mA
o
8-bit parallel and serial I/O interfaces (BiSS, SSI, and SPI)
o
Absolute data interface (ADI: BiSS/SSI) for position preset
o
Period counter of up to 50 bits with selectable
singleturn/multiturn splitting
o
Position data preset using ST/MT offset registers
o
12-bit A/D converter for temperature sensing
o
Special functions for safety applications (signal monitoring, life
counter, and extended CRC)
o
Current-limited, differential 1 Vpp sine/cosine outputs to 100
Ω
o
Device configurable through I/O interfaces or a serial
EEPROM
o
Single-sided 5 V operation from -40 to +110 °C
APPLICATIONS
o
Fast position decoding for
safety-oriented encoder systems
o
Motor feedback systems
PACKAGES
QFN48 7x7
BLOCK DIAGRAM
TMS
U/U
I/ U
T0
T1
T2
Conditioning
ACO
VDD
VDDA
PSO
SIGNAL CONDITIONING
PSI
NSI
U/U
Conditioning
I/ U
NSO
Amplitude
Control
SIN + COS = 1
2
2
VREF
PCI
NCI
U/U
U/U
Filter
PCO
Conditioning
I/ U
Conditioning
I/ U
NCO
ASLI
AMAO
ABSOLUTE DATA
INTERFACE
(ADI)
iC-MR
PERIOD COUNTER
37...34-bit
SCL
SDA
INTERPOLATOR
13-bit
EEPROM
INTERFACE
RESET
NRES
SAFETY
OFFSET
REGISTER
FEATURES
NERR
Configuration / CRC
Error Monitor
Life Counter
SERIAL I/O INTERFACE
PARALLEL I/O INTERFACE
D7 D6 D5 D4 D3 D2 D1 D0
NWR
NRD
NL NCS
BiSS
MAI
SSI
SLO
SPI
SLI
GND
12-bit
A/D CONVERTER
GNDA
ADC
Copyright © 2013 iC-Haus
http://www.ichaus.com
iC-MR
13-BIT S&H SIN/COS
preliminar y
Rev A1, Page 2/44
INTERPOLATOR WITH CONTROLLER INTERFACES
DESCRIPTION
Device iC-MR is a universal sine-to-digital converter
with signal conditioning and various interfaces for
configuration and data communication. Microcon-
trollers can be connected up through a parallel I/O
interface with an 8-bit bus width (12.5 MHz) or using
a serial I/O interface (4-pin SPI, 20 MHz). The serial
I/O interface can function as a sensor interface either
in BiSS C protocol (up to 10 MHz, bidirectional) or in
SSI protocol (up to 4 MHz).
In the analog signal path iC-MR has precision input
amplifiers with an adjustable gain for differential or
referenced voltage signals of 10 mV peak to 1 V peak
or for current signals of approx. 10 µA to 300 µA (in-
put pins PSI, NSI, PCI, and NCI). A separate mea-
surement input (VREF) enables signals to be refer-
enced to the sensor’s reference voltage.
The downstream signal conditioning unit can com-
pensate for typical sine/cosine sensor signal errors,
such as offset, amplitude, and phase errors. The
conditioned signals are filtered and output through
analog line drivers with an amplitude of typically
250 mV (output pins PSO, NSO, PCO, and NCO). A
differential 1 Vpp signal to 100
Ω
is available for line
transmission.
A control signal is gained from the conditioned sig-
nals to stabilize the sine/cosine output signals. This
can adjust the transmitting LED of optical encoder
systems using the integrated 50 mA driver stage (out-
put ACO). With magnetic sensors this driver output
supplies the MR measuring bridges or can be used
to feedback the bridge supply voltage. By tracking
the sensor supply, sensor temperature and ageing ef-
fects are compensated for, the input signals are sta-
bilized, and precise calibration of the input signals is
maintained. This makes a constant interpolation ac-
curacy possible across the entire operating tempera-
ture range.
At the same time the sensor is monitored for proper
functioning. The amplitude and offset of the input sig-
nals at pins PSI, NSI, PCI, and NCI are checked, en-
abling wire-breakage or short circuits to be detected.
The control unit operating limits are also monitored
so that an alarm can be signaled through the I/O in-
terface and/or at error output NERR, depending on
the configuration, with dirt or ageing of optical sys-
tems.
Sine-to-digital conversion is performed by a fast inter-
polator with a sample-&-hold circuit which resolves a
sine period with 13 bits either continuously or on re-
quest. In parallel and independent of the interpola-
tor a configurable 37-bit period counter logs the sine
and cosine zero crossings. This period counter is
programmable and can take its start value from the
serial absolute data interface (ADI); the correspond-
ing interface master operates either in BiSS C or SSI
protocol.
For position measurement applications iC-MR differ-
entiates between multiturn and singleturn data using
a selectable intersection on the period counter. The
position can be corrected accordingly using the mul-
titurn and singleturn offset values.
An integrated 12-bit A/D converter digitizes linear
measurement voltages at pin ADC for the evaluation
of KTY temperature sensors, for example. Measure-
ment of the calibratable converter is observed by set-
table threshold values so that a permissible operating
temperature range with a lower and upper tempera-
ture threshold can be monitored.
After power-on iC-MR collects its CRC protected
configuration data from an external I
2
C-EEPROM or
waits for the configuration from one of the I/O inter-
faces. An undervoltage reset zeroes internal reg-
isters and is shown as a reset pulse at pin NRES,
which also serves as a reset input (low active).
Errors can always be masked and allocated to an
error byte (and displayed at error message output
NERR) or a warning byte. The internal status reg-
isters are available to the I/O interfaces which have a
number of different commands (software reset, mem-
ory verification, and error simulation).
iC-MR
13-BIT S&H SIN/COS
preliminar y
Rev A1, Page 3/44
INTERPOLATOR WITH CONTROLLER INTERFACES
CONTENTS
PACKAGING INFORMATION
PIN CONFIGURATION QFN48-7x7
(topview) . . . . . . . . . . . . . . . . .
ABSOLUTE MAXIMUM RATINGS
THERMAL DATA
ELECTRICAL CHARACTERISTICS
OPERATING CONDITIONS:
PARALLEL I/O INTERFACE
OPERATING CONDITIONS:
SERIAL I/O INTERFACE
CONFIGURATION PARAMETERS
REGISTER MAP
OPERATING MODES
Calibration modes . . . . . . . . . . . . . . .
BIAS CURRENT SOURCE AND SIGNAL
FILTER
Bias current source . . . . . . . . . . . . . . .
Signal filter . . . . . . . . . . . . . . . . . . .
SIGNAL CONDITIONING
Input configuration . . . . . . .
Gain settings SIN and COS . .
Offset calibration SIN and COS
Phase correction SIN vs. COS
Diagnostic data . . . . . . . . .
AMPLITUDE CONTROL
12-BIT A/D CONVERTER
INTERPOLATOR AND CYCLE COUNTER
4
4
5
5
6
Acquiring position data . . . . . . . . . . . . .
EEPROM INTERFACE
Address range . . . . . . . . . . . . . . . . .
Accessing external memory banks . . . . . .
Startup and selection of I/O interface . . . . .
PARALLEL I/O INTERFACE
Reading out registers . . . . . . . . . . . . .
Writing to registers . . . . . . . . . . . . . . .
Reading out position data . . . . . . . . . . .
SERIAL I/O INTERFACE: BiSS C
Configuration . . . . . . . . . .
Register communication . . . .
Commands . . . . . . . . . . .
Configuration examples . . . .
28
29
29
30
30
31
31
31
31
34
34
35
35
35
36
36
36
37
37
37
37
40
40
40
41
41
42
43
43
11
12
14
15
18
18
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
SERIAL I/O INTERFACE: SSI
Configuration . . . . . . . . . . . . . . . . . .
Configuration examples . . . . . . . . . . . .
SERIAL I/O INTERFACE: SPI
Register access . . . . . . . . . . . . . . . .
Cyclic readout . . . . . . . . . . . . . . . . .
ABSOLUTE DATA INTERFACE (ADI)
SAFETY FEATURES
CRC Verification . . . . . . .
Safety register . . . . . . . .
Status and command register
Error mask . . . . . . . . . .
Life counter . . . . . . . . . .
18
18
18
19
19
20
20
21
22
23
24
26
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
DESIGN REVIEW: Application notes
REVISION HISTORY
iC-MR
13-BIT S&H SIN/COS
preliminar y
Rev A1, Page 4/44
INTERPOLATOR WITH CONTROLLER INTERFACES
PACKAGING INFORMATION
PIN CONFIGURATION QFN48-7x7
(topview)
PIN FUNCTIONS
No. Name Function
1 ACO Signal Level Controller, high-side current
source output
2 VDDA +5V Supply Voltage, analog
3 GNDA Ground, analog
4 PSO Sine Output
5 NSO Sine Output, inverted
6 PCO Cosine Output
7 NCO Cosine Output, inverted
8 NERR Error Signal, input/indication output*
9 VDD +5V Supply Voltage, digital
10 GND Ground, digital
11 SDA EEPROM Interface, data line I
2
C
12 SCL EEPROM Interface, clock line I
2
C
PIN FUNCTIONS
No. Name Function
13 D7
Par. Interface, data line
14 D6
Par. Interface, data line
15 D5
Par. Interface, data line
16 D4
Par. Interface, data line
17 D3
Par. Interface, data line
18 D2
Par. Interface, data line
19 D1
Par. Interface, data line
20 D0
Par. Interface, data line
21 NWR Par. Interface, write signal*
22 NRD Par. Interface, read signal*
23 NL
Par. Interface, storage signal*
Ser. Interface, data acquisition*
24 NCS Par. Interface, chip select*
Ser. Interface, chip select*
25 MAI
Ser. Interface, clock input
26 SLO Ser. Interface, data output
27 SLI
Ser. Interface, data input
28 ASLI Absolute Data Interface, data input
29 AMAO Absolute Data Interface, clock output
30 TMS Test Mode Selection Input
31 NRES Reset Signal, input/indication output*
32 n.c.
33 T2
Test Pin
34 n.c.
35 ADC 12-bit ADC Input, temperature sensor
36 n.c.
37 T0
Test Pin
38 T1
Test Pin
39 n.c.
40 NSI
Sine Input, inverted
41 PSI
Sine Input
42 VREF Reference Voltage, input/output
43 PCI
Cosine Input
44 NCI
Cosine Input, inverted
45 n.c.
46 n.c.
47 n.c.
48 n.c.
n.c.:
Pin is not connected.
*) Pin is low active.
iC-MR
13-BIT S&H SIN/COS
preliminar y
Rev A1, Page 5/44
INTERPOLATOR WITH CONTROLLER INTERFACES
ABSOLUTE MAXIMUM RATINGS
Beyond these values damage may occur; device operation is not guaranteed.
Item
No.
Symbol
Parameter
Voltage at VDDA
Voltage at VDD
Voltage at ACO, PSO, NSO, PCO,
NCO, NERR, SDA, SCL, D(7...0),
NWR, NRD, NL, NCS, MAI, SLO, SLI,
ASLI, AMAO, TMS, NRES, ADC, PSI,
NSI, VREF, PCI, NCI
Current in VDDA
Current in VDD
ESD Susceptibility at all pins
Chip Temperature
Storage Temperature
HBM 100 pF discharged through 1.5 kΩ, all
pins versus GNDA
-40
-40
Conditions
Min.
-0.3
-0.3
-0.3
Max.
6
6
VDDA
+0.3
V
V
V
Unit
G001 VDDA
G002 VDD
G003 V()
G004 I(VDDA)
G005 I(VDD)
G006 Vd()
G007 Tj
G008 Ts
-100
-100
400
100
2
150
150
mA
mA
kV
°C
°C
THERMAL DATA
Item
No.
T01
T02
Symbol
Ta
Rthja
Parameter
Conditions
Min.
Operating Ambient Temperature Range package QFN48
Thermal Resistance
Chip to Ambient
QFN48 soldered to PCB according to
JEDEC 51
-40
30
Typ.
Max.
110
°C
K/W
Unit
All voltages are referenced to ground unless otherwise stated.
All currents flowing into the device pins are positive; all currents flowing out of the device pins are negative.
京公网安备 11010802033920号
EEWORLD
