EEWORLDEEWORLDEEWORLD

Part Number

Search

ZNBG3210Q20

Description
Analog Circuit, 1 Func, PDSO20, QSOP-20
CategoryAnalog mixed-signal IC    The signal circuit   
File Size388KB,16 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric Compare View All

ZNBG3210Q20 Overview

Analog Circuit, 1 Func, PDSO20, QSOP-20

ZNBG3210Q20 Parametric

Parameter NameAttribute value
MakerDiodes Incorporated
Parts packaging codeQSOP
package instructionSSOP,
Contacts20
Reach Compliance Codecompliant
Analog Integrated Circuits - Other TypesANALOG CIRCUIT
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length8.65 mm
Humidity sensitivity level1
Number of functions1
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)10 V
Minimum supply voltage (Vsup)5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelOTHER
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.9116 mm
FET BIAS CONTROLLER WITH POLARISATION
SWITCH AND TONE DETECTION
ISSUE 2 - FEBRUARY 2000
DEVICE DESCRIPTION
The ZNBG series of devices are designed to
meet the bias requirements of GaAs and
HEMT FETs commonly used in satellite
receiver LNBs, PMR cellular telephones etc.
with a minimum of external components.
With the addition of two capacitors and a
resistor the devices provide drain voltage and
current control for three external grounded
source FETs, generating the regulated
negative rail required for FET gate biasing
whilst operating from a single supply. This
negative bias, at -3 volts, can also be used to
supply other external circuits.
The ZNBG3210/11 includes bias circuits to
drive up to three external FETs. A control
input to the device selects either one of two
FETs as operational using 0V gate switching
methodology, the third FET is permanently
active. This feature is particularly used as an
LNB polarisation switch. Also specific to LNB
applications is the enhanced 22kHz tone
detection and logic output feature which is
used to enable high and low band frequency
switching. The detector has been specifically
designed to reject inerference such as low
frequency signals and DiSEqC tone bursts
- without the use of additional external
components.
Drain current setting of the ZNBG3210/11 is
user selectable over the range 0 to 15mA, this
ZNBG3210
ZNBG3211
is achieved with the addition of a single
resistor. The series also offers the choice of
FET drain voltage, the 3210 gives 2.2 volts
drain whilst the 3211 gives 2 volts.
These devices are unconditionally stable
over the full working temperature with the
FETs in place, subject to the inclusion of the
recommended gate and drain capacitors.
These ensure RF stability and minimal
injected noise.
It is possible to use less than the devices full
complement of FET bias controls, unused
drain and gate connections can be left open
circuit without affecting operation of the
remaining bias circuits.
In order to protect the external FETs the
circuits have been designed to ensure that,
under any conditions including power
up/down transients, the gate drive from the
bias circuits cannot exceed the range -3.5V
to 1V. Furthermore if the negative rail
experiences a fault condition, such as
overload or short circuit, the drain supply to
the FETs will shut down avoiding excessive
current flow.
The ZNBG3210/11 are available in QSOP20
for the minimum in device size. Device
operating temperature is -40 to 70°C to suit
a wide range of environmental conditions.
FEATURES
APPLICATIONS
Provides bias for GaAs and HEMT FETs
Drives up to three FETs
Dynamic FET protection
Drain current set by external resistor
Regulated negative rail generator
requires only 2 external capacitors
Choice in drain voltage
Wide supply voltage range
Polarisation switch for LNBs -
supporting zero volt gate switching
topology.
22kHz tone detection for band switching
Compliant with ASTRA control
specifications
QSOP surface mount package
67-1
Satellite receiver LNBs
Private mobile radio (PMR)
Cellular telephones

ZNBG3210Q20 Related Products

ZNBG3210Q20 UZNBG3210Q20 UZNBG3211Q20 ZNBG3210Q20TA ZNBG3211Q20 ZNBG3211Q20TA
Description Analog Circuit, 1 Func, PDSO20, QSOP-20 Analog Circuit, 1 Func, PDSO20, QSOP-20 Analog Circuit, 1 Func, PDSO20, QSOP-20 Analog Circuit, 1 Func, PDSO20, QSOP-20 Analog Circuit, 1 Func, PDSO20, QSOP-20 Analog Circuit, 1 Func, PDSO20, QSOP-20
Parts packaging code QSOP QSOP QSOP QSOP QSOP QSOP
package instruction SSOP, SSOP, SSOP, SSOP, SSOP, SSOP,
Contacts 20 20 20 20 20 20
Reach Compliance Code compliant unknown unknown unknow compli unknow
Analog Integrated Circuits - Other Types ANALOG CIRCUIT ANALOG CIRCUIT ANALOG CIRCUIT ANALOG CIRCUIT ANALOG CIRCUIT ANALOG CIRCUIT
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e3 e3 e3 e3 e3 e3
length 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm
Humidity sensitivity level 1 1 1 1 1 1
Number of functions 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP SSOP SSOP SSOP SSOP SSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 10 V 10 V 10 V 10 V 10 V 10 V
Minimum supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES
Temperature level OTHER OTHER OTHER OTHER OTHER OTHER
Terminal surface MATTE TIN MATTE TIN MATTE TIN MATTE TIN MATTE TIN MATTE TIN
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.635 mm 0.635 mm 0.635 mm 0.635 mm 0.635 mm 0.635 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 40 40 40 40 40 40
width 3.9116 mm 3.9116 mm 3.9116 mm 3.9116 mm 3.9116 mm 3.9116 mm
Maker Diodes Incorporated - - Diodes Incorporated Diodes Incorporated Diodes Incorporated

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1614  831  2239  2432  1616  33  17  46  49  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号