EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-SR-5.0M-30J1EH

Description
Series - Fundamental Quartz Crystal, 5MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-SR-5.0M-30J1EH Overview

Series - Fundamental Quartz Crystal, 5MHz Nom, ROHS COMPLIANT PACKAGE-2

LP24-SR-5.0M-30J1EH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level1000 µW
frequency stability0.01%
frequency tolerance30 ppm
JESD-609 codee3
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency5 MHz
Maximum operating temperature75 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance150 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
How to determine whether the received data is a command or data when FPGA controls the data transmission and reception of the network card chip
I am using FPGA to control a network card chip to make a data transmitter and receiver, but how do I make the FPGA start sending data? In other words, the FPGA starts sending data when it receives a c...
yyj807 DIY/Open Source Hardware
Internal Hardware Resources of PIC 16F84 Microcontroller (Part 2)
PIC Microcontroller16F84 's internal hardware resources (Part 2)...
rain Microchip MCU
Share: Next Generation Electronic Design White Paper_Altium
Because the new generation of electronic products are no longer isolated products, the most important thing to focus on is the product experience rather than the product itself, and the product will a...
wanggq FPGA/CPLD
[TI's first low-power design competition] LCD debugging completed
After working for an afternoon and an evening, the LCD screen was finally debugged successfully. The schematic diagram is as follows:Problems encountered: Characters can only be displayed when CCS is ...
lonerzf Microcontroller MCU
ARM920T's CACHE problem
The cache on a PC is 4-way set associative, while the ARM920T is 64-way. The more ways there are, the slower the access. What is the special purpose of ARM doing this?...
hailong201 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 554  1278  2102  1203  1350  12  26  43  25  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号