EEWORLDEEWORLDEEWORLD

Part Number

Search

V826632K24SCTGD0

Description
DDR DRAM Module, 32MX64, 0.65ns, CMOS, DIMM-184
Categorystorage    storage   
File Size130KB,13 Pages
ManufacturerProMOS Technologies Inc
Download Datasheet Parametric View All

V826632K24SCTGD0 Overview

DDR DRAM Module, 32MX64, 0.65ns, CMOS, DIMM-184

V826632K24SCTGD0 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerProMOS Technologies Inc
Parts packaging codeDIMM
package instructionDIMM, DIMM184
Contacts184
Reach Compliance Codecompliant
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time0.65 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N184
JESD-609 codee4
memory density2147483648 bit
Memory IC TypeDDR DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals184
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX64
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM184
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.6 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)2.6 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceGold (Au)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
V826632K24SC
32M x 64 HIGH PERFORMANCE
UNBUFFERED DDR SDRAM MODULE
Features
184 Pin Unbuffered 33,554,432 x 64 bit
Organization DDR SDRAM Modules
Utilizes High Performance 32M x 8 DDR
SDRAM in TSOPII-66 Packages
Single +2.5V (± 0.2V) Power Supply
Single +2.6V (± 0.1V) Power Supply for DDR400
Programmable CAS Latency, Burst Length, and
Wrap Sequence (Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
All Inputs, Outputs are SSTL-2 Compatible
8192 Refresh Cycles every 64 ms
Serial Presence Detect (SPD)
DDR SDRAM Performance
Description
The V826632K24SC memory module is
organized 33,554,432 x 64 bits in a 184 pin memory
module. The 32M x 64 memory module uses 8
ProMOS 32M x 8 DDR SDRAM. The x64 modules
are ideal for use in high performance computer
systems where increased memory density and fast
access times are required.
Module Speed
Clock Frequency (max.)
Clock Cycle Time CAS Latency = 2
t
CK
Clock Cycle Time CAS Latency = 2.5
Clock Cycle Time CAS Latency = 3
t
RCD
t
RP
tRCD parameter
tRP parameter
D0
200
(PC400A)
D3
200
(PC400B)
C0
166
(PC333)
Units
MHz
ns
ns
ns
CLK
CLK
7.5
5
5
3
3
7.5
6
5
3
3
7.5
6
-
3
3
V826632K24SC Rev. 1.2 April 2006
1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2598  1853  621  2871  1039  53  38  13  58  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号