UPD4482182GF-A50Y datasheet, PDF

Datasheet> All Categories > UPD4482182GF-A50Y

Preview

UPD4482182GF-A50Y: Description8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT; File Size392KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4482182GF-A50Y Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482162, 4482182, 4482322, 4482362

8M-BIT CMOS SYNCHRONOUS FAST SRAM

PIPELINED OPERATION

SINGLE CYCLE DESELECT

Description

The

PD4482162 is a 524,288-word by 16-bit, the

PD4482182 is a 524,288-word by 18-bit,

PD4482322 is a 262,144-

word by 32-bit and the

PD4482362 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS

technology using Full-CMOS six-transistor memory cell.

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 integrates unique synchronous peripheral circuitry, 2-

bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A44, -A50, -A60, -C60)

−40

+85 °C

(-A44Y, -A50Y, -A60Y, -C60Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for pipelined operation

•

Single-Cycle deselect timing

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 2.8 ns (225 MHz), 3.1 ns (200 MHz), 3.5 ns (167 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD4482322,

PD4482362)

/BW1, /BW2, /BWE (

PD4482162,

PD4482182)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14522EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2000

Recommended Resources

RC bridge oscillator circuit

USB interface circuit design of FT245BM and FPGA

DD17 single-phase jump-in electricity meter wiring

Cable power outage tracer circuit

TDA2008 power amplifier circuit

Computer motherboard circuit diagram 815 3_08

Why is my Nboot from nand to SDRAM wrong?: Hi everyone! I am currently debugging a 2440 board. I plan to boot from nand flash (Samsung K9F1208U0C). After Nboot, I can see from axd that the values of NAND and mapped SRAM are correct. But when I...; lcl0720 Embedded System

Where can I buy microcontrollers?: I want to make a temperature controller and use a single-chip microcomputer to realize it, but what single-chip microcomputer should I use? ? What are the differences between ARM\DP801\DSP\...? Where ...; lghui Embedded System

Use of GPAQSEL register of 28335: Why can the GPAQSEL register select asynchronous mode when the 28335 performs SCI communication? Can it select synchronous mode?...; caijianfa55 Microcontroller MCU

【TI's First Low Power Design Competition】The Third Batch of Shortlisted: [size=5]The third batch of finalists for TI's first low power design competition: [/size] [table=555] [tr][td=92][size=3]shenxue68[/size][/td][td=92][size=3]lvping0625[/size][/td][td=72][size=3]冷暖自知[/...; maylove Microcontroller MCU

Can the brightness, chromaticity and contrast of LCD display be modified in WinCE?: As title...; liuliu987 Embedded System

[New Device News] 16-channel 14-bit ADCAD9249: AD9249 is a 16-channel 14-BIT, 65 MSPS ADC with an internal sample-and-hold circuit, suitable for low power consumption, small package, and high performance applications. [img=576,719]http://www.analo...; dontium ADI Reference Circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components