EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD4482181GF-A85

Description
8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION
File Size342KB,28 Pages
ManufacturerNEC ( Renesas )
Websitehttps://www2.renesas.cn/zh-cn/
Download Datasheet View All

UPD4482181GF-A85 Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD4482161, 4482181, 4482321, 4482361
8M-BIT CMOS SYNCHRONOUS FAST SRAM
FLOW THROUGH OPERATION
Description
The
µ
PD4482161 is a 524,288-word by 16-bit, the
µ
PD4482181 is a 524,288-word by 18-bit, the
µ
PD4482321 is a
262,144-word by 32-bit and the
µ
PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with
advanced CMOS technology using Full-CMOS six-transistor memory cell.
The
µ
PD4482161,
µ
PD4482181,
µ
PD4482321 and
µ
PD4482361 integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single
clock input (CLK).
The
µ
PD4482161,
µ
PD4482181,
µ
PD4482321 and
µ
PD4482361 are suitable for applications which require synchronous
operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In
the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.
The
µ
PD4482161,
µ
PD4482181,
µ
PD4482321 and
µ
PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness for high density and low capacitive loading.
Features
3.3 V or 2.5 V core supply
Synchronous operation
Operating temperature : T
A
= 0 to 70
°C
(-A65, -A75, -A85, -C75, -C85)
T
A
=
−40
to
+85 °C
(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs for flow through operation
All registers triggered off positive clock edge
3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4, /BWE (
µ
PD4482321,
µ
PD4482361)
/BW1, /BW2, /BWE (
µ
PD4482161,
µ
PD4482181)
Global write enable : /GW
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M14521EJ3V0DS00 (3rd edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2000
Recruitment: STM32 software and hardware engineer
Job requirements: 1. Computer, communication, electronics and other related majors or above; 2. Familiar with STM32 series processors, and have practical STM32-Cortex M3 C programming experience, and ...
chnpng stm32/stm8
Is it possible to connect a mobile phone with a data cable and control the STK card menu? Please give me some advice.
Is it possible to connect the computer with the mobile phone data cable and directly use AT commands (or other methods) to control the menu of the SIM card (STK) to execute the functions of the SIM ca...
benson Embedded System
What questions will be asked in the 2013 National Undergraduate Electronic Design Amplification Test?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:13 [/i] What questions will be asked in the 2013 National Undergraduate Electronic Design Amplification Examination? Please share:):Sad:...
一路花开 Electronics Design Contest
How to achieve mutual exclusion between processes?
GPIO registers are in the form of groups (one register corresponds to a group of GPIO.pins). Our multiple drivers will use different pins of the same group of GPIOs to do some control such as enabling...
wangchen_0626 Embedded System
EEWORLD University ---- Getting Started Video of Gizwits Gokit3
Gizwits Gokit3 introductory video : https://training.eeworld.com.cn/course/26655...
EE大学堂 DIY/Open Source Hardware
Show the process of WEBENCH design + multi-clock system design
The system requires three clocks, 36M clock as MCU clock source; 25M clock to drive Ethernet chip; 10M clock as the clock source of wireless transceiver module. The design process is as follows: 1. Op...
armcu Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1273  2487  1793  2871  1113  26  51  37  58  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号