UPD4482161 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > UPD4482161

Preview

UPD4482161: Description8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION; File Size342KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4482161 Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482161, 4482181, 4482321, 4482361

8M-BIT CMOS SYNCHRONOUS FAST SRAM

FLOW THROUGH OPERATION

Description

The

PD4482161 is a 524,288-word by 16-bit, the

PD4482181 is a 524,288-word by 18-bit, the

PD4482321 is a

262,144-word by 32-bit and the

PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with

advanced CMOS technology using Full-CMOS six-transistor memory cell.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD4482321,

PD4482361)

/BW1, /BW2, /BWE (

PD4482161,

PD4482181)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14521EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2000

Recommended Resources

Two-channel audio power amplifier circuit diagram analysis

Practical low-noise instrument amplification circuit diagram

Rotor, stator and drive circuit of brushless motorb

DT8 type 5-10A, 25A three-phase four-wire active energy meter wiring

Differential circuit

Computer motherboard circuit diagram 430TX_12

I would like to ask how to enable this interrupt request?: It says: If the update interrupt or DMA request is enabled... I want to know how to enable the request? After looking through all the registers, I didn't see any enable request, but I did see enable i...; electrics stm32/stm8

Newcomer report: I just arrived and I feel great. I hope everyone will support me....; jiaju3721 Talking

Urgent: Is there anyone familiar with ZigBee 3.0 certification?: I have a problem with ZigBee 3.0 certification. I would like to ask an expert for help. Thank you....; pklite RF/Wirelessly

A collection of outstanding works from the 2009 National Undergraduate Electronic Design Competition: [i=s] This post was last edited by paulhyde on 2014-9-15 09:35 [/i] A collection of outstanding works from the 2009 National Undergraduate Electronic Design Competition...; cltx Electronics Design Contest

How much do you know about TCP/UDP data transmission protocols?: About TCP/UDP data transmission protocol TCP (Transmission Control Protocol) is a connection-oriented, reliable, byte stream-based transport layer communication protocol. The process of TCP three-way ...; Jacktang RF/Wirelessly

5 examples of inverter fault handling process: 1) The inverter drives the motor to shake. When we received a Yaskawa 616PC5-5.5kW inverter for repair, the customer sent it for repair and it was marked that the motor was shaking. The first reaction...; totopper Industrial Control Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components