UPD4481361 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > UPD4481361

Preview

UPD4481361: Description8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION; File Size291KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4481361 Overview

8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481161, 4481181, 4481321, 4481361

8M-BIT ZEROSB

SRAM

FLOW THROUGH OPERATION

Description

The

PD4481161 is a 524,288-word by 16-bit, the

PD4481181 is a 524,288-word by 18-bit, the

PD4481321 is a

262,144-word by 32-bit and the

PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State

(“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes

normal operation.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are packaged in 100-pin PLASTIC LQFP with a

1.4 mm package thickness for high density and low capacitive loading.

Features

•

Low voltage core supply : V

= 3.3 ± 0.165 V (-A65, -A75, -A85, -A65Y, -A75Y, -A85Y)

= 2.5 ± 0.125 V (-C75, -C85, -C75Y, -C85Y)

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

100 percent bus utilization

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3V or 2.5V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4 (

PD4481321 and

PD4481361)

/BW1 and /BW2 (

PD4481161 and

PD4481181)

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15561EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2001

Recommended Resources

oscilloscope beam splitter

Schiller oscillator circuit

Crystal oscillator circuit using VMOS transistor

AN7171NK power amplifier circuit diagram

555 "empty city plan" anti-theft alarm circuit

Inexpensive high-precision digital clock time base circuit

How to modify 256M RAM on 6410: 0x80000000, 0x50000000, 128 ; 128 MB DRAM DCD 0x80000000, 0x50000000, 256 ; 128 MB DRAM 3 Mempara_ddr.inc ; DMC1_MEM_CFG EQU ((1<<30)+(0<<21)+(0<<18)+(2<<15)+(0<<14)+(0<<13)+(0<<7)+(0<<6)+(2<<3)+(2<<0...; DSZ Embedded System

EEWORLD University ---- 2021_Digikey KOL Series: Application of New Intelligent Exposure Algorithm in Face Recognition: This year, DIGIKEY once again teamed up with well-known moderators to bring us the latest technical videos. This series of videos will be released in two parts. I hope that interested netizens will pa...; hi5 Training Edition

【USB Type-C Series】Read the blog and try the USB Type-C interface for the first time: USB Type-C technology has been a hot topic recently, and EEWorld has hosted several rounds of Type-C activities. Among them, the reprinted Texas Instruments Online Technology Community blog post [url=...; qiushenghua Analogue and Mixed Signal

About TIMERA interruption: TIMERA has two interrupts, TIMERA0 and TIMERA1, but the interrupt sources are different. For example , 2231 has two sets of configurable capture/compare control registers CCR0 and CCR1.Responded inter...; TrueElement Microcontroller MCU

Differences between 74HC and 74LS series latches: When I used it before, I never thought about it and used it casually. I have always been confused. The 74HC series is a high-speed CMOS. The advantage is that the transmission delay time is shortened ...; major888 Embedded System

Help: May I ask: Which expert has the program of controlling AD chip with Verilog? If you have any, please send it to my mailbox. Thank you very much. xinwang85@sina.com...; liudingli Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components