EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD4481322GF-A75

Description
8M-BIT ZEROSB SRAM PIPELINED OPERATION
File Size342KB,28 Pages
ManufacturerNEC ( Renesas )
Websitehttps://www2.renesas.cn/zh-cn/
Download Datasheet View All

UPD4481322GF-A75 Overview

8M-BIT ZEROSB SRAM PIPELINED OPERATION

DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD4481162, 4481182, 4481322, 4481362
8M-BIT ZEROSB
TM
SRAM
PIPELINED OPERATION
Description
The
µ
PD4481162 is a 524,288-word by 16-bit, the
µ
PD4481182 is a 524,288-word by 18-bit, the
µ
PD4481322 is a
262,144-word by 32-bit and the
µ
PD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are optimized to eliminate dead cycles for read to
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the
single clock input (CLK).
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are suitable for applications which require
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).
In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal
operation.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness for high density and low capacitive loading.
Features
Low voltage core supply : V
DD
= 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)
V
DD
= 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)
Synchronous operation
Operating temperature : T
A
= 0 to 70
°C
(-A44, -A50, -A60, -A75, -C60, -C75)
T
A
=
−40
to
+85 °C
(-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)
100 percent bus utilization
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for pipelined operation
All registers triggered off positive clock edge
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4 (
µ
PD4481322 and
µ
PD4481362)
/BW1 and /BW2 (
µ
PD4481162 and
µ
PD4481182)
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M15562EJ3V0DS00 (3rd edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2001
Worth looking forward to: a full set of home appliance concepts is about to emerge
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i] It was learned from the launch ceremony of the 2011 China Home Appliances Expo that the home appliance expo, which has been succ...
探路者 Energy Infrastructure?
The return value of CeGetLastError() is ERROR_ACCESS_DENIED
It's like this. I wrote a DLL and put it on the phone. (No need to consider the CPU problem, because I wrote it on the POCKET PC 2003 platform) Then I used CeRapiInvoke to connect on the PC. But it al...
bjanzhuang Embedded System
Questions about pulse wireless communication
I just started to get involved in communications, and I would like to ask you experts a question. I hope you will not criticize me and answer me patiently. Thank you in advance! My question is, I want...
demonmen RF/Wirelessly
Is it better to first increase the voltage to 5V and then decrease it to 3.3V when using a 3.7V lithium battery? Or is it better to first decrease it to 3.3V and then increase it to 5V?
Recently, I have a project that requires peripherals with 5V and 3.3V. The main control is 3.3V, and there is a screen powered by 5V. The current is about 300+mA. The lithium battery is a single-cell ...
buildele Power technology
Newbie help
[i=s] This post was last edited by Handong Overlord Gao Yuliang on 2017-11-6 23:01 [/i] There is no resistor and capacitor shortcut key in the upper right corner of Altium Designer, nor is there a sho...
汉东霸主高玉良 PCB Design
Download the Pomona Connectors catalogue and win a Xiaomi Mosquito Repellent!
Pomona is a company we are familiar with, and for more than 60 years, Pomona has always been synonymous with reliability and excellent value. Pomona has always insisted on using only the highest quali...
eric_wang Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1032  2789  2873  2329  679  21  57  58  47  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号