V58C2512404SDLH5E datasheet, PDF

Datasheet> All Categories > storage> storage> V58C2512404SDLH5E

V58C2512404SDLH5E: DescriptionDDR DRAM, 128MX4, CMOS, PBGA144, ROHS COMPLIANT, MO-207, BGA-144; Categorystorage storage; File Size1MB，61 Pages; ManufacturerProMOS Technologies Inc; Environmental Compliance

Download Datasheet Parametric View All

V58C2512404SDLH5E Overview

DDR DRAM, 128MX4, CMOS, PBGA144, ROHS COMPLIANT, MO-207, BGA-144

V58C2512404SDLH5E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ProMOS Technologies Inc
Parts packaging code	DSBGA
package instruction	TBGA,
Contacts	144
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B144
length	12 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	144
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	128MX4
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10 mm

Preview

Download Datasheet

View All

V58C2512(804/404/164)SD

HIGH PERFORMANCE 512 Mbit DDR SDRAM

4 BANKS X 16Mbit X 8 (804)

4 BANKS X 32Mbit X 4 (404)

4 BANKS X 8Mbit X 16 (164)

DDR500

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

4ns

250 MHz

DDR400

6ns

5ns

200 MHz

DDR333

6ns

166 MHz

DDR266

7.5ns

133 MHz

Features

Description

The V58C2512(804/404/164)SD is a four bank DDR

DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x

32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The

V58C2512(804/404/164)SD achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

High speed data transfer rates with system frequency

up to 250MHz

Data Mask for Write Control

Four Banks controlled by BA0 & BA1

Programmable CAS Latency: 2.5, 3

Programmable Wrap Sequence: Sequential

or Interleave

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

Automatic and Controlled Precharge Command

Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 8192 cycles/64 ms

Available in 60 Ball FBGA AND 66 Pin TSOP II

SSTL-2 Compatible I/Os

Double Data Rate (DDR)

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

Differential clock inputs CK and CK

Power Supply 2.5V ± 0.2V

tRAS lockout supported

Concurrent auto precharge option is supported

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-4

•

Power

-75

•

-5

•

-6

•

Std.

•

Temperature

Mark

Blank

V58C2512(804/404/164)SD Rev.1.6 May 2010

Recommended Resources

DC motor armature connected in series with resistor to start energy-consuming braking one-way operation circuit 2

Motor automatic mutual switching circuit controlled by transfer switch b

Power supply circuit diagram of AST-MPX-1 color display

AC undervoltage self-adjusting device circuit

Baby room automatic dimmer circuit

Computer optical isolation interface circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components